![](/html/Toshiba/648589/page28.png)
TC58NVG0S3AFT05
(11) When five address cycles are input
Although the device may read in a fifth address, it is ignored inside the chip.
Read operation
CLE
CE
WE
ALE
I/O
00h
RY / BY
Program operation
Address input
30h
Ignored
Figure 22.
CLE
CE
WE
ALE
I/O
80h
Address input
Ignored
Figure 23.
Data input
2003-08-20A 28/33