datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MT8941B 데이터 시트보기 (PDF) - Zarlink Semiconductor Inc

부품명
상세내역
일치하는 목록
MT8941B
ZARLINK
Zarlink Semiconductor Inc ZARLINK
MT8941B Datasheet PDF : 27 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
MT8941B
Data Sheet
AC Electrical Characteristics- Voltages are with respect to ground (VSS) unless otherwise stated. (Refer to Figure 14)
Characteristics
Sym. Min. Typ.Max. Units
Test Conditions
1
CVb output (1.544 MHz) rise
tr1.5
6
time
ns 85 pF Load
2
CVb output (1.544 MHz) fall
tf1.5
6
time
3
D
P
L
CVb output (1.544 MHz) clock
period
tP15 607 648
689
4 L CVb output (1.544 MHz) clock tW15H 318
324
width (HIGH)
5 #1 CVb output (1.544 MHz) clock tW15L 277
363
width (LOW)
ns 85 pF Load
ns
ns
ns
6
CV delay (HIGH to LOW)
t15HL
0
10 ns
7
CV delay (LOW to HIGH)
t15LH -7
3
ns
† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
Figure 14 - Timing Information for DPLL #1 in NORMAL Mode
AC Electrical Characteristics- Voltages are with respect to ground (VSS) unless otherwise stated. (Refer to Figure 15)
Characteristics
Sym. Min. Typ.Max. Units
Test Conditions
1
C8Kb output (8 kHz) delay
(HIGH to HIGH)
tC8HH 0
10
25
ns 85 pF Load
2
D
P
C8Kb output (8 kHz) delay
(LOW to LOW)
3 L C8Kb output duty cycle
L
tC8LL
13
34
ns 85 pF Load
66
% In Divide -1 Mode
50
% In Divide - 2 Mode
4
#1
Inverted clock output delay
(HIGH to LOW)
tICHL
0
10
25
ns
5
Inverted clock output delay
(LOW to HIGH)
tICLH
0
7
18
ns
† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
19
Zarlink Semiconductor Inc.

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]