MT8941B 데이터 시트보기 (PDF) - Zarlink Semiconductor Inc
부품명
상세내역
일치하는 목록
MT8941B Datasheet PDF : 27 Pages
| |||
MT8941B
Data Sheet
AC Electrical Characteristics†-Voltages are with respect to ground (VSS) unless otherwise stated.(Refer to Figure 16)
Characteristics
Sym. Min. Typ.‡ Max. Units
Test Conditions
1
C4b output clock period
tP4o 213 244 275 ns 85 pF Load
2
C4b output clock width (HIGH) tW4oH 85
159 ns
3
C4b output clock width (LOW) tW4oL 116
122 ns
4
C4b output clock rise time
trC4
6
ns 85 pF Load
5
C4b clock output fall time
tfC4
6
ns 85 pF Load
6
Frame pulse output delay
(HIGH to LOW) from C4b
tFPL
0
13
ns 85 pF Load
7
Frame pulse output delay
(LOW to HIGH) from C4b
tFPH
0
8
ns 85 pF Load
8 D Frame pulse (F0b) width
9 P C4o delay - LOW to HIGH
10
L
L
C4o delay - HIGH to LOW
11
C4b to C2o delay (LOW to
#2 HIGH)
tWFP 225
t4oLH
0
t4oHL
0
t42LH
0
245 ns
15 ns
20 ns
3
ns
12
C4b to C2o delay (HIGH to
LOW)
t42HL
0
6
ns
13
C2o clock period
tP2o 457 488 519 ns 85 pF Load
14
C2o clock width (HIGH)
tW2oH 207
280 ns
15
C2o clock width (LOW)
tW2oL 238
244 ns
16
C2o clock rise time
trC2
6
ns 85 pF Load
17
C2o clock fall time
tfC2
6
ns 85 pF Load
18
C2o delay - LOW to HIGH
t2oLH -5
2
ns
19
C2o delay - HIGH to LOW
t2oHL
0
5
7
ns
† Timing is over recommended temperature & power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
21
Zarlink Semiconductor Inc.
Share Link: 