IDT72V3622L10PFG 데이터 시트보기 (PDF) - Integrated Device Technology

부품명

상세내역

일치하는 목록

IDT72V3622L10PFG

3.3 VOLT CMOS SyncBiFIFO™ 256 x 36 x 2 512 x 36 x 2 1,024 x 36 x 2

Integrated Device Technology 

IDT72V3622/72V3632/72V3642 CMOS 3.3V SyncBiFIFOTM

256 x 36 x 2, 512 x 36 x 2, 1,024 x 36 x 2

CLKA

CLKB

RST1

tRSTS

FWFT

COMMERCIAL TEMPERATURE RANGE

tFSS

tRSTH

tFSH

tFWS

FS1,FS0

FFA/IRA

EFB/ORB

AEB

AFA

MBF1

tRSF

tRSF

tRSF

tWFF

0,1

tREF

NOTES:

1. FIFO2 is reset in the same manner to load X2 and Y2 with a preset value.

2. If FWFT is HIGH, then EFB/ORB will go LOW one CLKB cycle earlier than in this case where FWFT is LOW.

tWFF

4660 drw 04

Figure 2. FIFO1 Reset and Loading X1 and Y1 with a Preset Value of Eight(1) (IDT Standard and FWFT Modes)

CLKA

RRSSTT12,

FS1,FS0

4

1

tFSS

tFSH

0,0

FFA/IRA

2

tWFF

tENS2

tENH

tSKEW1(1)

ENA

A0 - A35

CLKB

tDH

tDS

AFA Offset

(Y1)

AEB Offset

(X1)

AFB Offset

(Y2)

AEA Offset

(X2)

First Word to FIFO1

1

2

FFB/IRB

tWFF

4660 drw 05

NOTES:

1. tSKEW1 is the minimum time between the rising CLKA edge and a rising CLKB edge for FFB/IRB to transition HIGH in the next cycle. If the time between the rising edge of CLKA and rising

edge of CLKB is less than tSKEW1, then FFB/IRB may transition HIGH one CLKB cycle later than shown.

2. CSA = LOW, W/RA = HIGH, MBA = LOW. It is not necessary to program offset register on consecutive clock cycles.

Figure 3. Parallel Programming of the Almost-Full Flag and Almost-Empty Flag Offset Values after Reset (IDT Standard and FWFT Modes)

14

Share Link: