7641 데이터 시트보기 (PDF) - Mitsumi

부품명

상세내역

일치하는 목록

7641

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Mitsumi 

PRELIMINARY NSocothimcaene:gpTeah.riasmisetnrioct laimfiintsalasrepescuibfijceacttioton.

MITSUBISHI MICROCOMPUTERS

7641 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

SERIAL I/O

The serial I/O can be used only for clock synchronous serial I/O.

The transmitter and the receiver must use the same clock. If the

internal clock is used, transfer is started by a write signal to the

serial I/O shift register.

[Serial I/O Control Register 1 (SIOCON1)] 002B16

[Serial I/O Control Register 2 (SIOCON2)] 002C16

Each of the serial I/O control registers 1 and 2 contains eight bits

which control various serial I/O functions.

b7

b0

Serial I/O control register 1 (address 002B16)

SIOCON1

Internal synchronous clock select bits (Note 1)

b2b1b0

0 0 0: Internal clock divided by 2

0 0 1: Internal clock divided by 4

0 1 0: Internal clock divided by 8

0 1 1: Internal clock divided by 16

1 0 0: Internal clock divided by 32

1 0 1: Internal clock divided by 64

1 1 0: Internal clock divided by 128

1 1 1: Internal clock divided by 256

Serial I/O port select bit

0: I/O port

1: STXD, SCLK signal output

SRDY output select bit

0: I/O port

1: SRDY signal output

Transfer direction select bit

0: LSB first

1: MSB first

Synchronous clock select bit

0: External clock

1: Internal clock

STXD output channel control bit

0: CMOS output

1: N-channel open drain output

b7

000

b0

Serial I/O control register 2 (address 002C16)

SIOCON2

SPI mode select bit

0: Normal serial I/O mode

1: SPI compatible mode (Note 2)

Serial I/O internal clock select bit

0: φ

1: SCSGCLK

SRXD input enable bit

0: SRXD input disabed

1: SRXD input enabed

Clock polarity select bit (CPoL)

0: SCLK starting at “L”

1: SCLK starting at “H”

Clock phase select bit (CPha)

0: Serial transfer starting at falling edge of SRDY

1: Serial transfer starting afer a half cycle of SCLK

passed at falling edge of SRDY

Reserved bits (“0” at read/write)

Notes 1: The source of serial I/O internal synchronous clock can be selected by bit 1 of

serial I/O control register 2.

2 : To set the slave mode, also set bit 4 of serial I/O control register 1 to “1”.

Fig. 23 Structure of serial I/O control registers 1, 2

28

Share Link: