IDT72510L25J 데이터 시트보기 (PDF) - Integrated Device Technology

부품명

상세내역

일치하는 목록

IDT72510L25J

BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT – 1024 x 9-BIT 1024 x 18-BIT – 2048 x 9-BIT

Integrated Device Technology 

IDT72510, IDT72520

BUS MATCHING BIDIRECTIONAL FIFO

COMMERCIAL TEMPERATURE RANGE

AC ELECTRICAL CHARACTERISTICS

(Commercial: VCC = 5V±10%, TA = 0°C to +70°C)

Symbol

Parameter

RESET TIMING (Port A and Port B)

tRSC

Reset cycle time

tRS

Reset pulse width

tRSS

Reset set-up time

tRSR

Reset recovery time

tRSF

Flag reset pulse width

PORT A TIMING

taA

Port A access time

taLZ

Read or write pulse

LOW to data bus at

Low-Z

taHZ

Read or write pulse

HIGH to data bus at

High-Z

taDV

Data valid from read

pulse HIGH

taRC

Read cycle time

taRPW Read pulse width

taRR

Read recovery time

taS

CSA, A0, A1, R/WA set-

up time

taH

CSA , A0, A1, R/WA hold

time

taDS

taDH (1)

Data set-up time

Data hold time

taWC

Write cycle time

taWPW Write pulse width

taWR

Write recovery time

taWRCOM Write recovery time after

a command

IDT72510L25

IDT72520L25

Min.

Max.

35

—

25

—

25

—

10

—

—

35

—

25

5

—

—

15

5

—

35

—

25

—

10

—

5

—

5

—

15

—

0

—

35

—

25

—

10

—

25

—

Commercial

IDT72510L35

IDT72520L35

Min.

Max.

45

—

35

—

35

—

10

—

—

45

—

35

5

—

—

20

5

—

45

—

35

—

10

—

5

—

5

—

18

—

0

—

45

—

35

—

10

—

35

—

IDT72510L50

IDT72520L50

Min.

Max. Unit

Timing

Figure

65

—

ns

9

50

—

ns

9

50

—

ns

9

15

—

ns

9

—

65

ns

9

—

50

ns 12, 14, 15

5

—

ns 12, 15, 16

—

30

ns 12, 14, 15, 16

5

—

ns

12, 14, 16

65

—

ns

12

50

—

ns

12, 14, 15

15

—

ns

12

5

—

ns 10, 12, 16

5

—

ns

10, 12

30

—

ns 11, 12, 14, 15

5

—

ns 11, 12, 14, 15

65

—

ns

12

50

—

ns

11, 12, 14

15

—

ns

12

50

—

ns

11

NOTE:

1. The minimum data hold time is 5ns (10ns for the 80ns speed grade) when writing to the Command or Configuration registers.

2669 tbl 23

5.31

18

Share Link: