datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MAX192ACAP 데이터 시트보기 (PDF) - Maxim Integrated

부품명
상세내역
일치하는 목록
MAX192ACAP
MaximIC
Maxim Integrated MaximIC
MAX192ACAP Datasheet PDF : 24 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Low-Power, 8-Channel,
Serial 10-Bit ADC
Table 2. Channel Selection in Differential Mode (SGL/DIF = 0)
SEL2 SEL1
SEL0
CH0
CH1
CH2
CH3
CH4
CH5
0
0
0
+
0
0
1
+
0
1
0
+
0
1
1
1
0
0
+
1
0
1
+
1
1
0
+
1
1
1
CH6
CH7
+
+
Table 3. Control-Byte Format
Bit 7
(MSB)
START
Bit 6
SEL2
Bit 5
SEL1
Bit 4
SEL0
Bit 3
UNI/BIP
Bit 2
SGL/DIF
Bit 1
PD1
Bit
7(MSB)
6
5
4
3
2
1
0(LSB)
Name
START
SEL2
SEL1
SEL0
UNI/BIP
SGL/DIF
PD1
PD0
Description
The first logic “1” bit after CS goes low defines the beginning of the control byte.
These three bits select which of the eight channels are used for the conversion.
See Tables 1 and 2.
1 = unipolar, 0 = bipolar. Selects unipolar or bipolar conversion mode. In unipolar
mode, an analog input signal from 0V to VREF can be converted; in differential bipolar
mode, the differential signal can range from -VREF / 2 to +VREF / 2. Select differential
operation if bipolar mode is used.
1 = single ended, 0 = differential. Selects single-ended or differential conversions. In
single-ended mode, input signal voltages are referred to AGND. In differential mode,
the voltage difference between two channels is measured. Select unipolar operation
if single-ended mode is used. See Tables 1 and 2.
Selects clock and power-down modes.
PD1
PD0
Mode
0
0
Full power-down (IQ = 2µA)
0
1
Fast power-down (IQ = 30µA)
1
0
Internal clock mode
1
1
External clock mode
Bit 0
(LSB)
PD0
_______________________________________________________________________________________ 9

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]