PCA9540B 데이터 시트보기 (PDF) - Philips Electronics

부품명

상세내역

일치하는 목록

PCA9540B

2-channel I2C multiplexer

Philips Electronics 

Philips Semiconductors

2-channel I2C multiplexer

Product data sheet

PCA9540B

Acknowledge

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits

is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an

extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an

acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down

the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock

pulse, set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of

the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.

DATA OUTPUT

BY TRANSMITTER

DATA OUTPUT

BY RECEIVER

SCL FROM

MASTER

S

not acknowledge

acknowledge

1

2

8

9

START condition

Figure 9. Acknowledgement on the I2C-bus

clock pulse for

acknowledgement

SW00368

SLAVE ADDRESS

CONTROL REGISTER

SDA S 1 1 1 0 0 0 0 0 A X X X X X B2 B1 B0 A P

start condition

R/W acknowledge

from slave

acknowledge

from slave

Figure 10. WRITE control register

SW00800

SLAVE ADDRESS

CONTROL REGISTER

last byte

SDA S 1 1 1 0 0 0 0 1 A X X X X X B2 B1 B0 NA P

start condition

R/W acknowledge

from slave

Figure 11. READ control register

no acknowledge

from master

stop condition

SW00499

2004 Sep 29

6

Share Link: