datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

A3G4250D 데이터 시트보기 (PDF) - STMicroelectronics

부품명
상세내역
일치하는 목록
A3G4250D Datasheet PDF : 44 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
Main digital blocks
3
Main digital blocks
A3G4250D
3.1
Block diagram
Figure 6. Block diagram
/UT?3EL

 $ATA2EG

&)&/
!$# ,0&
,0&


XX
(0&

)#
30)
(0EN
).4?3EL


)NTERRUPT
 GENERATOR

3#22%'
#/.&2%'
).4
!-V
3.2
3.2.1
FIFO
The A3G4250D embeds a 32-slot, 16-bit data FIFO for each of the three output channels:
yaw, pitch, and roll. This allows consistent power saving for the system, as the host
processor does not need to continuously poll data from the sensor. Instead, it can wake up
only when needed and burst the significant data out from the FIFO. This buffer can work in
five different modes. Each mode is selected by the FIFO_MODE bits in FIFO_CTRL_REG.
Programmable watermark level, FIFO_empty or FIFO_Full events can be enabled to
generate dedicated interrupts on the DRDY/INT2 pin (configured through CTRL_REG3),
and event detection information is available in FIFO_SRC_REG. The watermark level can
be configured to WTM4: 0 in FIFO_CTRL_REG.
Bypass mode
In bypass mode, the FIFO is not operational and for this reason it remains empty. As
illustrated in Figure 7, only the first address is used for each channel. The remaining FIFO
slots are empty. When new data is available, the old data is overwritten.
16/44
Doc 022768 Rev 3

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]