SSTV16859 데이터 시트보기 (PDF) - Philips Electronics
부품명
상세내역
일치하는 목록
SSTV16859 Datasheet PDF : 14 Pages
| |||
Philips Semiconductors
2.5 V 13-bit to 26-bit SSTL_2
registered buffer for stacked DDR DIMM
Product data
SSTV16859
TIMING REQUIREMENTS
Over recommended operating conditions; Tamb = 0 to +70 °C (unless otherwise noted) (see Figure 1)
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
VDD = 2.5 V ±0.2 V
MIN
MAX
fclock
tw
tact
tinact
tsu
Clock frequency
Pulse duration, CK, CK HIGH or LOW
Differential inputs active time
Differential inputs inactive time
Setup time, fast slew rate
(see Notes 4 and 6)
Setup time, slow slew rate
(see Notes 5 and 6)
Notes 1, 2
Notes 1, 3
Data before CK↑, CK↓
—
200
2.5
—
—
22
—
22
0.75
0.9
Hold time, fast slew rate
(see Notes 4 and 6)
th
Hold time, slow slew rate
(see Notes 5 and 6)
0.75
Data after CK↑, CK↓
0.9
tSL
Output slew
1
6
NOTES:
1. This parameter is not necessarily production tested.
2. Data inputs must be below a minimum time of tact max, after RESET is taken high.
3. Data and clock inputs must be held at valid levels (not floating) a minimum time of tinact max, after RESET is taken low.
4. For data signal input slew rate ≥ 1 V/ns.
5. For data signal input slew rate ≥ 0.5 V/ns and < 1 V/ns.
6. CK, CK signals input slew rates are ≥ 1 V/ns.
SWITCHING CHARACTERISTICS
Over recommended operating conditions; Tamb = 0 to +70 °C; VDD = 2.3 – 2.7 V.
Class I, VREF = VTT = VDD × 0.5 and CL = 10 pF (unless otherwise noted) (see Figure 1)
SYMBOL
FROM
(INPUT)
TO
(OUTPUT)
fmax
tpd
CK and CK
Q
tPHL
RESET
Q
LIMITS
VDD = 2.5 V ±0.2 V
MIN
MAX
200
—
1.1
2.8
1.1
5
UNIT
MHz
ns
ns
ns
ns
ns
V/ns
UNIT
MHz
ns
ns
2002 Feb 19
8
Share Link: 