datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MAX1202ACAP 데이터 시트보기 (PDF) - Maxim Integrated

부품명
상세내역
일치하는 목록
MAX1202ACAP Datasheet PDF : 24 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
MAX1202/MAX1203
5V, 8-Channel, Serial, 12-Bit ADCs
with 3V Digital Interface
Table 2. Control-Byte Format
BIT 7
(MSB)
START
BIT 6
SEL 2
BIT 5
SEL 1
BIT 4
SEL 0
BIT 3
UNI/BIP
BIT 2
SGL/DIF
BIT1
PD1
BIT 0 (LSB)
PD0
BIT
7 (MSB)
6
5
4
3
2
NAME
START
SEL2
SEL1
SEL0
UNI/BIP
SGL/DIF
DESCRIPTION
The first logic 1 bit after CS goes low defines the beginning of the control byte.
These three bits select which of the eight channels is used for the conversion
(Tables 3 and 4).
1 = unipolar, 0 = bipolar. Selects unipolar or bipolar conversion mode. In unipolar mode, an analog
input signal from 0 to VREF can be converted; in bipolar mode, the signal can range from -VREF/2
to +VREF/2.
1 = single ended, 0 = differential. Selects single-ended or differential conversions. In single-ended
mode, input signal voltages are referred to GND. In differential mode, the voltage difference
between two channels is measured. (Tables 3 and 4).
1
0 (LSB)
Selects clock and power-down modes.
PD1 PD0 Mode
PD1
0
0
Full power-down (IDD = 2µA, internal reference)
PD0
0
1
Fast power-down (IDD = 30µA, internal reference)
1
0
Internal clock mode
1
1
External clock mode
Table 3. Channel Selection in Single-Ended Mode (SGL/DIF = 1)
SEL2
0
1
0
1
0
1
0
1
SEL1
0
0
0
0
1
1
1
1
SEL0
0
0
1
1
0
0
1
1
CH0
+
CH1
CH2
+
+
CH3
+
CH4
CH5
CH6
+
+
+
Table 4. Channel Selection in Differential Mode (SGL/DIF = 0)
SEL2
0
0
0
0
1
1
1
1
SEL1
0
0
1
1
0
0
1
1
SEL0
0
1
0
1
0
1
0
1
CH0
+
-
CH1
-
CH2
+
CH3
-
+
-
+
CH4
CH5
+
-
-
+
CH7
+
CH6
+
-
GND
-
-
-
-
-
-
-
-
CH7
-
+
www.maximintegrated.com
Maxim Integrated 12

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]