datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

IDT72605(2013) 데이터 시트보기 (PDF) - Integrated Device Technology

부품명
상세내역
일치하는 목록
IDT72605
(Rev.:2013)
IDT
Integrated Device Technology IDT
IDT72605 Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
IDT72605/72615 CMOS SYNCBiFIFO™
256 x 18x 2 and 512 x 18 x 2
AC TEST CONDITIONS
In Pulse Levels
Input Rise/Fall Times
Input Timing Reference Levels
Output Reference Levels
Output Load
GND to 3.0V
3ns
1.5V
1.5V
See Figure 2
INDUSTRIAL TEMPERATURE RANGE
+5V
D.U.T.
680Ω
1.1KΩ
30pF*
2704 drw 04
or equivalent circuit
Figure 2. Output Load
* Includes jig and scope capacitances.
AC ELECTRICAL CHARACTERISTICS
(Industrial: VCC = 5V ± 10%, TA = -40°C to +85°C)
Symbol
Parameter
fCLK Clock frequency
IDT72615L20
IDT72605L20
Min. Max.
50
Industrial
IDT72615L25
IDT72605L25
Min. Max.
IDT72615L35 IDT72615L50
IDT72605L35 IDT72605L50
Min. Max. Min. Max. Unit
40
28 —
20 MHz
tCLK Clock cycle time
20
25
35
— 50
— ns
tCLKH Clock HIGH time
8
10
14
— 20
— ns
tCLKL Clock LOW time
8
10
14
— 20
— ns
tRS
Reset pulse width
20
25
35
— 50
— ns
tRSS Resetsetuptime
12
15
21
— 30
— ns
tRSR Reset recovery time
12
15
21
— 30
— ns
tRSF Reset to flags in initial state
27
28
— 35 —
50 ns
tA
Data access time
3
10
3
15
3
21 3
25 ns
tCS
Control signal setup time(1)
6
6
8
— 10
— ns
tCH
Control signal hold time(1)
1
1
1
—1
— ns
tDS
Data setup time
6
6
8
— 10
tDH
Data hold time
1
tOE
Output Enable LOW to output data valid(2)
3
tOLZ Output Enable LOW to data bus at Low-Z(2)
0
tOHZ Output Enable HIGH to data bus at High-Z(2) 3
1
1
—1
10
3
13
3
20 3
0
0
—0
10
3
13
3
20 3
tFF
Clock to Full Flag time
10
15
21 —
tEF
Clock to Empty Flag time
10
15
21 —
tPAE Clock to Programmable
Almost-Empty Flag time
12
15
21 —
tPAF Clock to Programmable
Almost-Full Flag time
12
15
21 —
tSKEW1 Skew between CLKA & CLKB
for Empty/Full Flags(2)
10
12
17
— 20
tSKEW2 Skew between CLKA & CLKB
for Programmable Flags(2)
17
19
25
— 34
NOTES:
1. Control signals refer to CSA, R/WA, ENA, A2, A1, A0, R/WB, ENB.
2. Minimum values are guaranteed by design.
5
— ns
— ns
28 ns
— ns
28 ns
30 ns
30 ns
30 ns
30 ns
— ns
— ns
Timing Figures
4,5,6,7
4,5,6,7,12,13,14,15
4,5,6,7,12,13,14,15
3
3
3
3
5,7,8,9,10,11
4,5,6,7,8,9,10,11,
12, 13,14,15
4,5,6,7,10,11,12,
13, 14,15
4,6,8,9,10,11
4,6
5,7,8,9,10,11
5,7,8,9,10,11
5,7,10,11
4,6,10,11
5,7,8,9,10,11
12,14
13,15
4,5,6,7,8,9,10,11
4, 7,12,13,14,15

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]