U62H824PA35 데이터 시트보기 (PDF) - Zentrum Mikroelektronik Dresden AG
부품명
상세내역
일치하는 목록
U62H824PA35 Datasheet PDF : 10 Pages
| |||
U62H824PA
Block Diagram
A0
A5
A10
A11
Row
Decoder
Memory Cell
VCC
Array
VSS
256 Rows x
768 Columns
DQ0
DQ23
Input Data
Control
Column I/O
E1
E2
&
&
W
&
G
V/S
X/Y
A12
1
0
A12i
Q
2 to 1 MUX
(LSB)
(MSB)
Column Decoder
A6
A9
Truth Table
E1
E2
G
W
V/S
Mode
Supply
Current
I/O
Status
H
X
X
X
X
X
L
X
X
X
L
H
H
H
X
L
H
L
H
H
L
H
L
H
L
L
H
X
L
H
L
H
X
L
L
Not Selected
Not Selected
Output Disable
Read Using X/Y
Read Using A12
Write Using X/Y
Write Using A12
ICC(SB)
ICC(SB)
ICC(OP)
ICC(OP)
ICC(OP)
ICC(OP)
ICC(OP)
High - Z
High - Z
High - Z
Data Out
Data Out
Data In
Data In
Characteristics
All voltages are referenced to VSS = 0 V (ground).
All characteristics are valid in the power supply voltage range and in the operating temperature range specified.
Dynamic measurements are based on a rise and fall time of ≤ 5 ns, measured between 10 % and 90 % of VI, as well as
input levels of VIL = 0 V and VIH = 3 V. The timing reference level of all input and output signals is 1.5 V,
with the exception of the tdis-times and ten-times, in which cases transition is measured ± 200 mV from steady-state voltage.
Recommended
Operating Conditions
Power Supply Voltage
Input Low Voltage *
Input High Voltage
* -2 V at Pulse Width ≤ 10 ns
Symbol
VCC
VIL
VIH
Conditions
Min.
Max.
Unit
4.5
5.5
V
-0.3
0.8
V
2.2 VCC + 0.3
V
2
December 12, 1997
Share Link: 