MT9045 데이터 시트보기 (PDF) - Zarlink Semiconductor Inc
부품명
상세내역
일치하는 목록
MT9045 Datasheet PDF : 34 Pages
| |||
MT9045
Data Sheet
Pin Description
Pin # Name
Description
1,10,
23,31
VSS Ground. 0 Volts. (Vss pads).
2
RST Reset (Input). A logic low at this input resets the MT9045. To ensure proper operation, the
device must be reset after reference signal frequency changes and power-up. The RST pin
should be held low to a minimum of 300ns. While the RST pin is low, all frame pulses except
RST and TSP and all clock outputs except C6o, C16o and C19o are at logic high. The RST,
TSP, C6o, C16o are at logic low during reset. The C19o is free-running during reset. Following
a reset, the input reference source and output clocks and frame pulses are phase aligned as
shown in Figure 13.
3
TCLR TIE Circuit Reset (Input). A logic low at this input resets the Time Interval Error (TIE)
correction circuit resulting in a realignment of input phase with output phase as shown in
Figure 13. The TCLR pin should be held low for a minimum of 300ns. This pin is internally
pulled down to VSS.
4 SECOOR Secondary Reference Out Of Capture Range (Output). A logic high at this pin indicates
that the secondary reference is off the nominal frequency by more than ±17 ppm.
5
6
7,17
28,35
SEC
PRI
VDD
Secondary Reference (Input). This is one of two (PRI & SEC) input reference sources
(falling edge) used for synchronization. One of four possible frequencies (8kHz, 1.544MHz,
2.048MHz or 19.44MHz) may be used. The selection of the input reference is based upon the
MS1, MS2, RSEL, and PCCi control inputs.This pin is internally pulled up to VDD.
Primary Reference (Input). See pin description for SEC. This pin is internally pulled up to
VDD.
Positive Supply Voltage. +3.3VDC nominal.
8
OSCo Oscillator Master Clock (CMOS Output). For crystal operation, a 20MHz crystal is
connected from this pin to OSCi, see Figure 9. Not suitable for driving other devices. For clock
oscillator operation, this pin is left unconnected, see Figure 8.
9
OSCi Oscillator Master Clock (CMOS Input). For crystal operation, a 20MHz crystal is
connected from this pin to OSCo, see Figure 9. For clock oscillator operation, this pin is
connected to a clock source, see Figure 8.
11
F16o Frame Pulse ST-BUS 8.192 Mb/s (CMOS Output). This is an 8kHz 61ns active low framing
pulse, which marks the beginning of an ST-BUS frame. This is typically used for ST-BUS
operation at 8.192 Mb/s. See Figure 14.
12
F0o Frame Pulse ST-BUS 2.048Mb/s (CMOS Output). This is an 8kHz 244ns active low framing
pulse, which marks the beginning of an ST-BUS frame. This is typically used for ST-BUS
operation at 2.048Mb/s and 4.096Mb/s. See Figure 14.
13
RSP Receive Sync Pulse (CMOS Output). This is an 8kHz 488ns active high framing pulse,
which marks the beginning of an ST-BUS frame. This is typically used for connection to the
Siemens MUNICH-32 device. See Figure 15.
14
TSP Transmit Sync Pulse (CMOS Output). This is an 8kHz 488ns active high framing pulse,
which marks the beginning of an ST-BUS frame. This is typically used for connection to the
Siemens MUNICH-32 device. See Figure 15.
15
F8o Frame Pulse (CMOS Output). This is an 8kHz 122ns active high framing pulse, which marks
the beginning of a frame. See Figure 14.
3
Zarlink Semiconductor Inc.
Share Link: 