MCP3911 데이터 시트보기 (PDF) - Microchip Technology

부품명

상세내역

일치하는 목록

MCP3911

3.3V Two-Channel Analog Front End

Microchip Technology 

MCP3911

TABLE 1-1: ANALOG SPECIFICATIONS TARGET TABLE (CONTINUED)

Electrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = DVDD = 2.7V to 3.6V, MCLK = 4 MHz;

PRE<1:0> = 00; OSR = 256; GAIN = 1; VREFEXT = 0, CLKEXT = 1, AZ_FREQ = 0, DITHER<1:0> = 11, BOOST<1:0> = 10;

VCM = 0V; TA = -40°C to +125°C; VIN = 1.2VPP = 424 mVRMS at 50/60 Hz on both channels.

Characteristic

Sym

Min

Typ

Max

Units

Conditions

Operating Current, Digital

IDD,D

—

0.2

0.3

mA MCLK = 4 MHz,

proportional to MCLK

—

0.7

—

mA MCLK = 16 MHz,

proportional to MCLK

Shutdown Current, Ana-

log

IDDS,A

—

—

1

µA AVDD pin only (Note 3)

Shutdown Current, Digital

IDDS,D

—

—

1

µA DVDD pin only (Note 3)

Note 1: This specification implies that the ADC output is valid over this entire differential range and that there is no distortion or

instability across this input range. Dynamic Performance specified at -0.5 dB below the maximum signal range,

VIN = 1.2VPP = 424 mVRMS, VREF = 1.2V at 50/60 Hz. See Section 4.0, Terminologies And Formulas for definition.

This parameter is established by characterization and not 100% tested. See performance graphs for other than default

settings provided here.

2: For these operating currents, the following configuration bit settings apply: SHUTDOWN<1:0> = 00,

RESET<1:0> = 00, VREFEXT = 0, CLKEXT = 0.

3: For these operating currents, the following configuration bit settings apply: SHUTDOWN<1:0> = 11, VREFEXT = 1,

CLKEXT = 1.

4: Applies to all gains. Offset and gain errors depend on PGA gain setting, see Section 2.0, Typical Performance

Curves for typical performance.

5: Outside of this range, the ADC accuracy is not specified. An extended input range of ±2 V can be applied continuously

to the part with no damage.

6: For proper operation and optimizing ADC accuracy, AMCLK should be limited to the maximum frequency defined in

Table 5-2 as a function of the BOOST and PGA settings chosen. MCLK can take larger values as long as the prescaler

settings (PRE<1:0>) limit AMCLK = MCLK/PRESCALE in the defined range in Table 5-2.

1.2 Serial Interface Characteristics

TABLE 1-2: SERIAL DC CHARACTERISTICS TABLE

Electrical Specifications: Unless otherwise indicated, all parameters apply at DVDD = 2.7 to 3.6V,

TA = -40°C to +125°C, CLOAD = 30 pF, applies to all digital I/O.

Characteristics

Sym

Min

Typ

Max

Units

Test Conditions

High-level Input Voltage

Low-level Input Voltage

Input Leakage Current

Output leakage Current

Hysteresis

of Schmitt Trigger Inputs

VIH

VIL

ILI

ILO

VHYS

0.7 DVDD

—

—

—

— 0.3 DVDD

—

±1

—

—

±1

—

200

—

V Schmitt Triggered

V Schmitt Triggered

µA CS = DVDD,

VIN = DGND to DVDD

µA CS = DVDD,

VOUT = DGND or DVDD

mV Note 2, DVDD = 3.3V only

Low-level Output Voltage

VOL

—

—

0.4

High-level Output Voltage

VOH

DVDD -0.5

—

—

Internal Capacitance

(all inputs and outputs)

CINT

—

—

7

Note 1: This parameter is periodically sampled and not 100% tested.

V

IOL = +2.1 mA, DVDD = 3.3V

V

IOH = -2.1 mA, DVDD = 3.3V

pF TA = +25°C, SCK = 1.0 MHz,

DVDD = 3.3V (Note 1)

2: This parameter is established by characterization and not production tested.

DS20002286C-page 6

 2012-2013 Microchip Technology Inc.

Share Link: