datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MAX17080 데이터 시트보기 (PDF) - Maxim Integrated

부품명
상세내역
일치하는 목록
MAX17080 Datasheet PDF : 48 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
AMD 2-/3-Output Mobile Serial
VID Controller
Pin Description (continued)
PIN
NAME
FUNCTION
Four-Level Input to Enable Offset and Change Core SMPS Address.
38
OPTION
OPTION
VCC
3.3V
2V
GND
OFFSET
ENABLED
0
0
1
1
SMPS1
ADDRESS
BIT 1 (VDD0)
BIT 2 (VDD1)
BIT 1 (VDD0)
BIT 2 (VDD1)
SMPS2
ADDRESS
BIT 2 (VDD1)
BIT 1 (VDD0)
BIT 2 (VDD1)
BIT 1 (VDD0)
When OFFSET is enabled, the MAX17080 enables a fixed +12.5mV offset on SMPS1 and SMPS2
VID codes after PGD_IN goes high. This configuration is intended for applications that implement a
load line. An external resistor at FBDC_ sets the load-line. The offset can be disabled by setting
the PSI_L bit to 0 through the serial interface.
Additionally, the OPTION level also allows core SMPS1 and SMPS2 to take on either the VDD0 or
VDD1 addresses. VDD0 refers to CORE0, and VDD1 refers to CORE1 for the AMD CPU.
The NB SMPS is not affected by the OPTION setting.
Oscillator Adjustment Input. Connect a resistor (ROSC) between OSC and GND to set the switching
frequency (per phase):
fOSC = 300kHz x 143k/ROSC
39
OSC
A 71.4k to 432k corresponds to switching frequencies of 600kHz to 100kHz, respectively, for
SMPS1 and SMPS2. SMPS3 runs at twice the programmed switching frequency. Switching frequency
selection is limited by the minimum on-time. See the Core Switching Frequency description in the
SMPS Design Procedure section.
Slew-Rate Adjustment Pin. The total resistance RTIME from TIME to GND sets the internal slew rate:
PWM slew rate = (6.25mV/µs) x (143k/RTIME)
where RTIME is between 35.7k and 357k.
40
TIME
This slew rate applies to both upward and downward VID transitions, and to the transition from boot
mode to VID mode. Downward VID transition slew rate in skip mode can appear slower because the
output transition is not forced by the SMPS.
The slew rate for startup is fixed at 1mV/µs.
EP
Exposed Pad. Power ground connection, and source connection of the internal low-side MOSFET.
20 ______________________________________________________________________________________

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]