IMX51A 데이터 시트보기 (PDF) - Freescale Semiconductor

부품명

상세내역

일치하는 목록

IMX51A

i.MX51A Automotive and Infotainment Applications Processors

Freescale Semiconductor 

Features

Table 2. i.MX51A Digital and Analog Modules (continued)

Block

Mnemonic

Block Name Subsystem

Brief Description

RTIC

Real Time

Integrity

Checker

Security

Protecting read-only data from modification is one of the basic elements in

trusted platforms. The Run-Time Integrity Checker v3 (RTICv3) module, is a data

monitoring device responsible for ensuring that memory content is not corrupted

during program execution. The RTICv3 mechanism periodically checks the

integrity of code or data sections during normal OS run-time execution without

interfering with normal operation. The RTICv3’s purpose is to ensure the integrity

of the peripheral memory contents, protect against unauthorized external

memory elements replacement, and assist with boot authentication.

SAHARA Lite SAHARA

security

accelerator

Lite

Security

SAHARA (Symmetric/Asymmetric Hashing and Random Accelerator) is a

security co-processor. It implements symmetric encryption algorithms, (AES,

DES, 3DES, and RC4), public key algorithms, hashing algorithms (MD5, SHA-1,

SHA-224, and SHA-256), and a hardware random number generator. It has a

slave IP bus interface for the host to write configuration and command

information, and to read status information. It also has a DMA controller, with an

AHB bus interface, to reduce the burden on the host to move the required data

to and from memory.

SCC

Security

Controller

Security

The Security Controller is a security assurance hardware module designed to

safely hold sensitive data such as encryption keys, digital right management

(DRM) keys, passwords, and biometrics reference data. The SCC monitors the

system’s alert signal to determine if the data paths to and from it are

secure—that is, cannot be accessed from outside of the defined security

perimeter. If not, it erases all sensitive data on its internal RAM. The SCC also

features a Key Encryption Module (KEM) that allows non-volatile (external

memory) storage of any sensitive data that is temporarily not in use. The KEM

utilizes a device-specific hidden secret key and a symmetric cryptographic

algorithm to transform the sensitive data into encrypted data.

SDMA

SIM

Smart Direct

Memory

Access

Subscriber

Identity

Module

Interface

System

Control

Peripherals

Connectivity

Peripherals

The SDMA is multi-channel flexible DMA engine. It helps in maximizing system

performance by off loading various cores in dynamic data routing.

The SDMA features list is as follows:

• Powered by a 16-bit instruction-set micro-RISC engine

• Multi-channel DMA supports up to 32 time-division multiplexed DMA channels

• 48 events with total flexibility to trigger any combination of channels

• Memory accesses including linear, FIFO, and 2D addressing

• Shared peripherals between ARM Cortex A8™ and SDMA

• Very fast context-switching with two-level priority-based preemptive

multi-tasking

• DMA units with auto-flush and prefetch capability

• Flexible address management for DMA transfers (increment, decrement, and

no address changes on source and destination address)

• DMA ports can handle unit-directional and bi-directional flows (copy mode)

• Up to 8-word buffer for configurable burst transfers for EMI

• Support of byte-swapping and CRC calculations

• A library of scripts and API are available

The SIM is an asynchronous interface with additional features for allowing

communication with Smart Cards conforming to the ISO 7816 specification. The

SIM is designed to facilitate communication to SIM cards or pre-paid phone

cards.

i.MX51A Automotive and Infotainment Applications Processors, Rev. 2

8

Freescale Semiconductor

Preliminary—Subject to Change Without Notice

Share Link: