![](/html/IR/379268/page9.png)
GA100TS60U
Vg G ATE SIG NAL
DEVICE UNDER TEST
CUR REN T D .U .T.
VO LTAG E IN D.U.T.
CURRENT IN D1
t0
t1 t2
Figure 21. Macro Waveforms for Figure 17's Test Circuit
0 - 480V
RL=
480V
4 X IC @25°C
Figure 22. Pulsed Collector Current
Test Circuit
www.irf.com
9