AD7631(2011) 데이터 시트보기 (PDF) - Analog Devices

부품명

상세내역

일치하는 목록

AD7631
(Rev.:2011)

18-Bit, 250 kSPS, Differential Programmable Input PulSAR® ADC

Analog Devices 

AD7631

Table 4. Serial Clock Timings in Master Read After Convert Mode

DIVSCLK[1]

0

0

1

1

DIVSCLK[0]

Symbol

0

1

0

1

Unit

SYNC to SDCLK First Edge Delay Minimum

t18

3

20

20

20

ns

Internal SDCLK Period Minimum

t19

30

60

120

240

ns

Internal SDCLK Period Maximum

t19

45

90

180

360

ns

Internal SDCLK High Minimum

t20

15

30

60

120

ns

Internal SDCLK Low Minimum

t21

10

25

55

115

ns

SDOUT Valid Setup Time Minimum

t22

4

20

20

20

ns

SDOUT Valid Hold Time Minimum

t23

5

8

35

90

ns

SDCLK Last Edge to SYNC Delay Minimum

t24

5

7

35

90

ns

BUSY High Width Maximum

t28

2.55

3.40

5.00

8.20

μs

1.6mA

IOL

TO OUTPUT

PIN CL

60pF

1.4V

500µA

IOH

NOTES

1. IN SERIAL INTERFACE MODES, THE SYNC, SDCLK,

AND SDOUT ARE DEFINED WITH A MAXIMUM LOAD

CL OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

Figure 2. Load Circuit for Digital Interface Timing,

SDOUT, SYNC, and SDCLK Outputs, CL = 10 pF

0.8V

tDELAY

2V

0.8V

2V

tDELAY

2V

0.8V

Figure 3. Voltage Reference Levels for Timing

Rev. A | Page 6 of 32

Share Link: