datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MK50H27(1997) 데이터 시트보기 (PDF) - STMicroelectronics

부품명
상세내역
일치하는 목록
MK50H27
(Rev.:1997)
ST-Microelectronics
STMicroelectronics ST-Microelectronics
MK50H27 Datasheet PDF : 56 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
4.1.2.6 Control and Status Register 5 (CSR5)
CSR5 facilitates control and monitoring of modem controls.
RAP<3:1> = 5
MK50H27
1111110000000000
5432109876543210
0
0
0
0
0
0
0
0
0
0
XR
ET
DS
GE
EN
DD
TS
RR
DD
D
T
R
D
S
R
BIT
NAME
15:05
0
4
RTSEN
3
DTRD
2
DSRD
1
DTR
0
DSR
DESCRIPTION
Reserved, must be written as zeroes.
RTS/CTS ENABLE is a READ/WRITE bit used to configure pins 26
and 30. If this bit is set, pin 26 becomes RTS and pin 30 becomes
CTS. RTS is driven low whenever the MK50H27 has data to trans-
mit and is kept low during transmission. RTS will be driven high
after the closing flag of a signal unit is transmited if either no other
frames are in the FIFO or if the minimum signal unit spacing is
higher than 2 (see Mode Register). The MK50H27 will not begin
transmission and TD will remain HIGH if CTS is high. If RTSEN = 0
then pins 26 and 30 become programmable I/O pins DTR and
DSR. The direction and behavior of DSR and DTR are controlled by
the following bits.
DTR DIRECTION is a READ/WRITE bit used to control the direction
of the DTR pin. If DTRD = 0, the DTR pin becomes an input pin and
the DTR bit reflects the current value of the pin; if DTRD = 1, the DTR
pin is an output pin controlled by the DTR bit below.
DSR DIRECTION is a READ/WRITE bit used to control the direction
of the DSR pin. If DSRD = 0, the DSR pin becomes an input pin
and the DSR bit reflects the current value of the pin; if DSRD = 1, the
DSR pin is an output pin controlled by the DSR bit below.
DATA TERMINAL READY is used to control or observe the DTR I/O
pin depending on the value of DTRD. If DTRD = 0, this bit be-
comes READ ONLY and always equals the current value of the DTR
pin. If DTRD = 1, this bit becomes READ/WRITE and any value
written to this bit appears on the DTR pin.
DATA SET READY is used to control or observe the DSR I/O
pin depending on the value of DSRD. If DSRD = 0, this bit be-
comes READ ONLY and always equals the current value of the DSR
pin. If DSRD = 1 this bit becomes READ/WRITE and any value
written to this bit appears on the DSR pin.
23/56

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]