datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

IDT70V08S 데이터 시트보기 (PDF) - Integrated Device Technology

부품명
상세내역
일치하는 목록
IDT70V08S
IDT
Integrated Device Technology IDT
IDT70V08S Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
IDT70V08S/L
High-Speed 64K x 8 Dual-Port Static RAM
Waveform of Read Cycles(5)
tRC
ADDR
CE(6)
(4)
tAA
tACE(4)
tAOE(4)
OE
Industrial and Commercial Temperature Ranges
R/W
DATAOUT
tLZ (1)
tOH
VALID DATA(4)
BUSYOUT
tBDD(3,4)
tHZ(2)
3740 drw 05
NOTES:
1. Timing depends on which signal is asserted last, OE or CE.
2. Timing depends on which signal is de-asserted first CE or OE.
3. tBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no
relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
5. SEM = VIH.
6. Refer to Chip Enable Truth Table.
Timing of Power-Up Power-Down
CE
tPU
ICC
50%
ISB
tPD
50%
,
3740 drw 06
8

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]