datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크
HOME  >>>  Pericom Semiconductor  >>> PI6C3Q991J PDF

PI6C3Q991J 데이터시트 - Pericom Semiconductor

PI6C3Q991 image

부품명
PI6C3Q991J

Other PDF
  no available.

PDF
DOWNLOAD     

page
10 Pages

File Size
453.6 kB

제조사
Pericom-Semiconductor
Pericom Semiconductor Pericom-Semiconductor

Description
The PI6C3Q99X family is a high fanout 3.3V PLL-based clock driver intended for high performance computing and data-communications applications. A key feature of the programmable skew is the ability of outputs to lead or lag the REF input signal. The PI6C3Q991 has 8 programmable skew outputs in 4 banks of 2, while the PI6C3Q993 has 6 programmable skew outputs and 2 zero skew outputs. Skew is controlled by 3-level input signals that may be hardwired to appropriate HIGH-MID-LOW levels.


FEATUREs
• PI6C3Q99X family provides following products: PI6C3Q991: 32-pin PLCC version PI6C3Q993: 28-pin QSOP version
• Inputs are 5V I/O Tolerant
• 4 pairs of programmable skew outputs
• Low skew: 200ps same pair; 250ps all outputs
• Selectable positive or negative edge synchronization: Excellent for DSP applications
• Synchronous output enable
• Output frequency: 3.75 MHz to 85 MHz
• 2x, 4x, 1/2, and 1/4 outputs
• 3 skew grades:
• 3-level inputs for skew and PLL range control
• PLL bypass for DC testing
• External feedback, internal loop filter
• 12mA balanced drive outputs
• Low Jitter: < 200ps peak-to-peak
• Industrial temperature range
• Pin-to-pin compatible with IDT QS5V991 and QS5V993
• Available in 32-pin PLCC and 28-pin QSOP

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

부품명
상세내역
PDF
제조사
3.3V Programmable Skew PLL Clock Driver SuperClock®
Pericom Semiconductor
3.3V Programmable Skew PLL Clock Driver SuperClock®
Pericom Semiconductor Corporation
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
Integrated Device Technology
3.3V PLL Clock Driver
Motorola => Freescale
Low Skew CMOS PLL Clock Driver
Motorola => Freescale
LOW SKEW CMOS PLL CLOCK 68060 DRIVER
Motorola => Freescale
3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
Integrated Device Technology
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH (3-STATE)
Integrated Device Technology
Programmable Skew Clock Buffer
Cypress Semiconductor
Programmable Skew Clock Buffer
Cypress Semiconductor

Share Link: GO URL

EnglishEnglish Chinese简体中文 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]