datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크
HOME  >>>  NXP Semiconductors.  >>> PCA9512ADP PDF

PCA9512ADP(2009) 데이터시트 - NXP Semiconductors.

PCA9512AD image

부품명
PCA9512ADP

Other PDF
  2011   lastest PDF  

PDF
DOWNLOAD     

page
23 Pages

File Size
120.5 kB

제조사
NXP
NXP Semiconductors. NXP

General description
The PCA9512A is a hot swappable I2C-bus and SMBus buffer that allows I/O card insertion into a live backplane without corruption of the data and clock buses and includes two dedicated supply voltage pins to provide level shifting between 3.3 V and 5 V systems while maintaining the best noise margin for each voltage level. Either pin may be powered with supply voltages ranging from 2.7 V to 5.5 V with no constraints on which supply voltage is higher. Control circuitry prevents the backplane from being connected to the card until a stop bit or bus idle occurs on the backplane without bus contention on the card. When the connection is made, the PCA9512A provides bidirectional buffering, keeping the backplane and card capacitances isolated.


FEATUREs
■ Bidirectional buffer for SDA and SCL lines increases fan-out and prevents SDA and SCL corruption during live board insertion and removal from multipoint backplane systems
■ Compatible with I2C-bus Standard mode, I2C-bus Fast mode, and SMBus standards
■ Built-in ∆V/∆t rise time accelerators on all SDA and SCL lines (0.6 V threshold) with ability to disable ∆V/∆t rise time accelerator through the ACC pin for lightly loaded systems, requires the bus pull-up voltage and respective supply voltage (VCC or VCC2) to be the same
■ 5 V to 3.3 V level translation with optimum noise margin
■ High-impedance SDAn and SCLn pins for VCC or VCC2 = 0 V
■ 1 V precharge on all SDAn and SCLn pins
■ Supports clock stretching and multiple master arbitration and synchronization
■ Operating power supply voltage range: 2.7 V to 5.5 V
■ 0 Hz to 400 kHz clock frequency
■ ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V CDM per JESD22-C101
■ Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
■ Packages offered: SO8, TSSOP8 (MSOP8)


APPLICATIONs
■ cPCI, VME, AdvancedTCA cards and other multipoint backplane cards that are required to be inserted or removed from an operating system

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

부품명
상세내역
PDF
제조사
Level shifting hot swappable I2C-bus and SMBus bus buffer
Philips Electronics
Level shifting hot swappable I2C and SMBus buffer
Philips Electronics
Hot swappable I2C-bus and SMBus bus buffer
Philips Electronics
Hot Swappable I2C-Bus and SMBus Bus Buffer
ON Semiconductor
Hot swappable I2C-bus and SMBus bus buffer
Philips Electronics
Hot swappable I2C-bus and SMBus bus buffer
NXP Semiconductors.
Hot swappable I2C-bus and SMBus bus buffer
NXP Semiconductors.
Hot swappable I2C-bus and SMBus bus buffer
NXP Semiconductors.
Hot swappable I2C and SMBus bus buffer
Philips Electronics
Hot-Swappable Bus Buffer for I2C, SMBus, IPMI, and ATCA
Maxim Integrated

Share Link: GO URL

EnglishEnglish Chinese简体中文 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]