datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크
HOME  >>>  Integrated Device Technology  >>> IDT72255LA10PFG PDF

IDT72255LA10PFG 데이터시트 - Integrated Device Technology

IDT72255LA10PFG image

부품명
IDT72255LA10PFG

Other PDF
  2005  

PDF
DOWNLOAD     

page
27 Pages

File Size
460.3 kB

제조사
IDT
Integrated Device Technology IDT

DESCRIPTION
The IDT72255LA/72265LA are exceptionally deep, high speed, CMOS First-In-First-Out (FIFO) memories with clocked read and write controls. These FIFOs offer numerous improvements over previous SuperSync FIFOs, including the following:
• The limitation of the frequency of one clock input with respect to the other has been removed. The Frequency Select pin (FS) has been removed, thus it is no longer necessary to select which of the two clock inputs, RCLK or WCLK, is running at the higher frequency.
• The period required by the retransmit operation is now fixed and short.
• The first word data latency period, from the time the first word is written to an empty FIFO to the time it can be read, is now fixed and short. (The variable clock cycle counting delay associated with the latency period found on previous SuperSync devices has been eliminated on this SuperSync family.)


FEATURES
• Choose among the following memory organizations:
   IDT72255LA — 8,192 x 18
   IDT72265LA — 16,384 x 18
• Pin-compatible with the IDT72275/72285 SuperSync FIFOs
• 10ns read/write cycle time (8ns access time)
• Fixed, low first word data latency time
• Auto power down minimizes standby power consumption
• Master Reset clears entire FIFO
• Partial Reset clears data, but retains programmable settings
• Retransmit operation with fixed, low first word data latency time
• Empty, Full and Half-Full flags signal FIFO status
• Programmable Almost-Empty and Almost-Full flags, each flag can default to one of two preselected offsets
• Program partial flags by either serial or parallel means
• Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using OR and IR flags)
• Output enable puts data outputs into high impedance state
• Easily expandable in depth and width
• Independent Read and Write clocks (permit reading and writing simultaneously)
• Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64- pin Slim Thin Quad Flat Pack (STQFP)
• High-performance submicron CMOS technology
• Industrial temperature range (–40°C to +85°C) is available
• Green parts available, see ordering information

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

부품명
상세내역
PDF
제조사
CMOS SUPERSYNC FIFO 8,192 x 18, 16,384 x 18
Integrated Device Technology
CMOS SUPERSYNC FIFO 8,192 x 18 16,384 x 18
Integrated Device Technology
CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18 ( Rev : 2005 )
Integrated Device Technology
CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18 ( Rev : 2014 )
Integrated Device Technology
VARIABLE WIDTH SUPERSYNC™ FIFO 8,192 x 18 or 16,384 x 9 16,384 x 18 or 32,768 x 9
Integrated Device Technology
3.3 VOLT CMOS SuperSync FIFO™ 32,768 x 18 65,536 x 18
Integrated Device Technology
3.3 VOLT CMOS SuperSync FIFO™ 32,768 x 18 65,536 x 18
Unspecified
3.3 VOLT CMOS SuperSync FIFO™ 32,768 x 18 65,536 x 18 ( Rev : 2018 )
Integrated Device Technology
CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18 ( Rev : 2017 )
Integrated Device Technology
CMOS SyncFIFO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
Integrated Device Technology

Share Link: GO URL

EnglishEnglish Chinese简体中文 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]