datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크
HOME  >>>  Intersil  >>> HCS273D PDF

HCS273D 데이터시트 - Intersil

HCS273D image

부품명
HCS273D

Other PDF
  no available.

PDF
DOWNLOAD     

page
9 Pages

File Size
134 kB

제조사
Intersil
Intersil Intersil

Description
The Intersil HCS273MS is a Radiation Hardened octal D flip-flop, positive edge triggered, with reset.
The HCS273MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.
The HCS273MS is supplied in a 20 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).


FEATUREs
• 3 Micron Radiation Hardened CMOS SOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm2/mg
• Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ)
• Dose Rate Survivability: >1 x 1012 RAD (Si)/s
• Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55°C to +125°C
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• Input Logic Levels
    - VIL = 0.3 VCC Max
    - VIH = 0.7 VCC Min
• Input Current Levels Ii ≤ 5µA at VOL, VOH

Page Link's: 1  2  3  4  5  6  7  8  9 

부품명
상세내역
PDF
제조사
Radiation Hardened Octal D Flip-Flop
Intersil
Radiation Hardened Octal D Flip-Flop, Three-State
Intersil
Radiation Hardened Octal D Flip-Flop, Three-State
Intersil
Radiation Hardened Dual JK Flip Flop
Intersil
Radiation Hardened Dual JK Flip Flop
Intersil
Radiation Hardened Dual JK Flip-Flop
Intersil
Radiation Hardened Dual JK Flip Flop
Intersil
Radiation Hardened Dual JK Flip-Flop
Intersil
Radiation Hardened Dual JK Flip Flop
Intersil
Radiation Hardened Octal D-Type Flip-Flop, Three-State, Positive Edge Triggered
Intersil

Share Link: GO URL

EnglishEnglish Chinese简体中文 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]