The EDI88512CA is a 4 megabit Monolithic CMOS Static RAM.
The 32 pin DIP pinout adheres to the JEDEC evolutionary standard for the four megabit device. All 32 pin packages are pin for pin upgrades for the single chip enable 128K x 8, the EDI88128CS. Pins 1 and 30 become the higher order addresses.
The 36 pin revolutionary pinout also adheres to the JEDEC standard for the four megabit device. The center pin power and ground pins help to reduce noise in high performance systems. The 36 pin pinout also allows the user an upgrade path to the future 2Mx8.
A Low Power version with Data Retention (EDI88512LPA) is also available for battery backed applications. Military product is available compliant to Appendix A of MIL PRF-38535.

FEATURES
■ Access Times of 15, 17, 20, 25, 35, 45, 55ns
■ Data Retention Function (LPA version)
■ TTL Compatible Inputs and Outputs
■ Fully Static, No Clocks
■ Organized as 512Kx8
■ Commercial, Industrial and Military Temperature Ranges
■ 32 lead JEDEC Approved Evolutionary Pinout
   • Ceramic Sidebrazed 600 mil DIP (Package 9)
   • Ceramic Sidebrazed 400 mil DIP (Package 326)
   • Ceramic 32 pin Flatpack (Package 344)
   • Ceramic Thin Flatpack (Package 321)
   • Ceramic SOJ (Package 140)
■ 36 lead JEDEC Approved Revolutionary Pinout
   • Ceramic Flatpack (Package 316)
   • Ceramic SOJ (Package 327)
   • Ceramic LCC (Package 502)
■ Single +5V (±10%) Supply Operation