datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크
HOME  >>>  Maxim Integrated  >>> DS34T102 PDF

DS34T102 데이터시트 - Maxim Integrated

DS34T101 image

부품명
DS34T102

Other PDF
  no available.

PDF
DOWNLOAD     

page
16 Pages

File Size
259.5 kB

제조사
MaximIC
Maxim Integrated MaximIC

General Description
These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial stream to be transported transparently over IP, MPLS or Ethernet networks. Jitter and wander of recovered clocks conform to G.823/G.824, G.8261, and TDM specifications. TDM data is transported in up to 64 individually configurable bundles. All standards based TDM-over-packet mapping methods are supported except AAL2. Frame-based serial HDLC data flows are also supported. With built-in full featured E1/T1 framers and LIUs. These ICs encapsulate the TDM-over-packet solution from analog E1/T1 signal to Ethernet MII while preserving options to make use of TDM streams at key intermediate points. The high level of integration available with the DS34T10x devices minimizes cost, board space, and time to market.


FEATUREs
♦ Full-Featured IC Includes E1/T1 LIUs and Framers, TDMoP Engine, and 10/100 MAC
♦ Transport of E1, T1, E3, T3 or STS-1 TDM or CBR Serial Signals Over Packet Networks
♦ Full Support for These Mapping Methods: SAToP, CESoPSN, TDMoIP (AAL1), HDLC, Unstructured, Structured, Structured with CAS
♦ Adaptive Clock Recovery, Common Clock, External Clock and Loopback Timing Modes
♦ On-Chip TDM Clock Recovery Machines, One Per Port, Independently Configurable
♦ Clock Recovery Algorithm Handles Network PDV, Packet Loss, Constant Delay Changes, Frequency Changes and Other Impairments
♦ 64 Independent Bundles/Connections
♦ Multiprotocol Encapsulation Supports IPv4, IPv6, UDP, RTP, L2TPv3, MPLS, Metro Ethernet
♦ VLAN Support According to 802.1p and 802.1Q
♦ 10/100 Ethernet MAC Supports MII/RMII/SSMII
♦ Selectable 32-Bit, 16-Bit or SPI Processor Bus
♦ Operates from Only Two Clock Signals, One for Clock Recovery and One for Packet Processing
♦ Glueless SDRAM Buffer Management
♦ Low-Power 1.8V Core, 3.3V I/O


APPLICATIONs
  TDM Circuit Extension Over PSN
     o Leased-Line Services Over PSN
     o TDM Over GPON/EPON
     o TDM Over Cable
     o TDM Over Wireless
  Cellular Backhaul Over PSN
  Multiservice Over Unified PSN
  HDLC-Based Traffic Transport Over PSN

 

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

부품명
상세내역
PDF
제조사
TDM to Packet Processors
Zarlink Semiconductor Inc
Voice over Packet Processor for Cilent Applications
Unspecified
Single/Dual/Triple/Quad ATM/Packet PHYs with Built-In LIU
Dallas Semiconductor -> Maxim Integrated
Quad 155 Mbit/s ATM and Packet Over SONET/SDH Physical Layer Device
PMC-Sierra, Inc
T1/E1/J1 Single-Chip Transceiver TDM/UTOPIA II Interface
Dallas Semiconductor -> Maxim Integrated
T1/E1/J1 Single-Chip Transceiver TDM/UTOPIA II Interface
Maxim Integrated
622 Mbit/s ATM and Packet Over SONET Physical Layer Device
PMC-Sierra, Inc
STS-48c Physical Layer Packet/ATM Over SONET/SDH Device
Vitesse Semiconductor
SURMOUNT™ Schottky Diode Low Barrier Cross-Over Quad Chip
M/A-COM Technology Solutions, Inc.
Non-PCI Single-Chip Full Duplex Ethernet Controller with Magic Packet
SMSC -> Microchip

Share Link: GO URL

EnglishEnglish Chinese简体中文 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]