datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크
HOME  >>>  Analog Devices  >>> AD6634BC PDF

AD6634BC 데이터시트 - Analog Devices

AD6634 image

부품명
AD6634BC

Other PDF
  no available.

PDF
DOWNLOAD     

page
52 Pages

File Size
488.4 kB

제조사
ADI
Analog Devices ADI

GENERAL DESCRIPTION
The AD6634 is a multimode 4-channel digital receive signal processor (RSP) capable of processing up to two WCDMA channels. Each channel consists of four cascaded signal processing elements: a frequency translator, two fixed coefficient decimating filters, and a programmable coefficient decimating filter. Each input port has input level threshold detection circuitry and an AGC controller for accommodating large dynamic ranges or situations where gain ranging converters are used. Dual 16-bit parallel output ports accommodate high data rate WBCDMA applications. On-chip interpolating half-band can also be used to further increase the output rate. In addition, each parallel output port has a digital AGC for output data scaling. Link port outputs are provided to enable glueless interfaces to ADI’s TigerSHARC® DSP core.


FEATURES
   80 MSPS Wideband Inputs (14 Linear Bits Plus Three
      RSSI)
   Processes Two WCDMA Channels (UMTS or CDMA2000
      1x) or Four GSM/EDGE, IS136 Channels
   Four Independent Digital Receivers in a Single Package
   Dual 16-Bit Parallel Output Ports
   Dual 8-Bit Link Ports
   Programmable Digital AGC Loops with 96 dB Range
   Digital Resampling for Noninteger Decimation Rates
   Programmable Decimating FIR Filters
   Interpolating Half-Band Filters
   Programmable Attenuator Control for Clip Prevention
      and External Gain Ranging via Level Indicator
   Flexible Control for Multicarrier and Phased Array
   3.3 V I/O, 2.5 V CMOS Core
   User Configurable Built-In Self-Test (BIST) Capability
   JTAG Boundary Scan


APPLICATIONS
   Multicarrier, Multimode Digital Receivers
      GSM, IS136, EDGE, PHS, IS95, UMTS, CDMA2000
   Micro and Pico Cell Systems, Software Radios
   Wireless Local Loop
   Smart Antenna Systems
   In Building Wireless Telephony

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

부품명
상세내역
PDF
제조사
4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP)
Analog Devices
Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)
Analog Devices
Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)
Analog Devices
65 MSPS Digital Receive Signal Processor ( Rev : Rev0 )
Analog Devices
67 MSPS Digital Receive Signal Processor
Analog Devices
DUAL CHANNEL PIR SIGNAL PROCESSOR
ELMOS Semiconductor AG
Dual Channel PIR Signal Processor
ELMOS Semiconductor AG
Dual-Channel, 12-Bit, 80 MSPS ADC with Analog Input Signal Conditioning
Analog Devices
4-Channel, 104 MSPS Digital Transmit Signal Processor (TSP) ( Rev : Rev0 )
Analog Devices
Four-Channel, 75 MSPS Digital Transmit Signal Processor (TSP)
Analog Devices

Share Link: GO URL

EnglishEnglish Chinese简体中文 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]