datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크
HOME  >>>  Shenzhen Huazhimei Semiconductor Co., Ltd  >>> 25Q80AOIG PDF

25Q80AOIG 데이터시트 - Shenzhen Huazhimei Semiconductor Co., Ltd

25D128APIP image

부품명
25Q80AOIG

Other PDF
  no available.

PDF
DOWNLOAD     

page
74 Pages

File Size
6.1 MB

제조사
HMSEMI
Shenzhen Huazhimei Semiconductor Co., Ltd HMSEMI

GENERAL DESCRIPTION
The HM25Q128A-PWof non-volatile flash memory device supports the standard Serial Peripheral Interface (SPI). Traditional SPI single bit serial input and output (Single I/O or SIO) is supported as well as optional two bit (Dual I/O or DIO) and four bit (quad I/O or QIO) serial protocols. This multiple width interface is called SPI Multi-I/O or MIO.


FEATURES
◾ Low power supply operation
   - Single 2.3V-3.6V supply
◾ 128 Mbit Serial Flash
   - 128 M-bit/16M-byte/65,536 pages
   - 256 bytes per programmable page
   - Uniform 4K-byte Sectors, 32K/64K-byte Blocks
◾ New Family of SpiFlash Memories
   - Standard SPI: CLK, CS#, DI, DO, WP#,
      HOLD# / RESET#
   - Dual SPI: CLK, CS#, DI, DO, WP#, HOLD# /
      RESET#
   - Quad SPI: CLK, CS#, IO0, IO1, IO2, IO3
   - QPI: CLK, CS#, IO0, IO1, IO2, IO3
   - Software & Hardware Reset
   - Auto-increment Read capability
◾ Temperature Ranges
   - Industrial (-40°C to +85°C)
   - Extended (-20°C to +85°C)
◾ Low power consumption
   - 9 mA typical active current
   - 2 uA typical power down current
◾ Efficient “Continuous Read” and QPI Mode
   - Continuous Read with 8/16/32/64-Byte Wrap
   - As few as 8 clocks to address memory
   - Quad Peripheral Interface(QPI) reduces
      instruction overhead
◾ Flexible Architecture with 4KB sectors
   - Sector Erase (4K-bytes)
   - Block Erase (32K/64K-bytes)
   - Page Program up to 256 bytes
   - More than 100K erase/program cycles
   - More than 20-year data retention
◾ Advanced Security Feature
   - Software and Hardware Write-Protect
   - Power Supply Lock-Down and OTP
      protection
   - Top/Bottom, Complement array protection
   - Individual Block/Sector array protection
   - 64-Bit Unique ID for each device
   - Discoverable parameters(SFDP) register
   - 3X256-Bytes Security Registers with OTP
      locks
   - Volatile & Non-volatile Status Register Bits
◾ High performance program/erase speed
   - Page program time: 500us typical
   - Sector erase time: 35ms typical
   - Block erase time: 250ms typical
   - Chip erase time: 50 Seconds typical
◾ Package Options
   - 8-pin SOIC 150/208-mil
   - 8-pad WSON 6x5-mm
   - 8-pin PDIP 300-mil
   - All Pb-free packages are RoHS compliant


Share Link: GO URL

EnglishEnglish Chinese简体中文 Japanese日本語 Russianрусский Spanishespañol

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]