ADSP-21367KBPZ-3A(RevG) 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
일치하는 목록
ADSP-21367KBPZ-3A Datasheet PDF : 62 Pages
| |||
ADSP-21367/ADSP-21368
FAMILY PERIPHERAL ARCHITECTURE
Table 4. External Memory for SDRAM Addresses
The ADSP-21367/ADSP-21368/ADSP-21369 family contains a
rich set of peripherals that support a wide variety of applications
including high quality audio, medical imaging, communica-
tions, military, test equipment, 3D graphics, speech recognition,
motor control, imaging, and other applications.
Bank
Bank 0
Bank 1
Size in
Words
62M
64M
Address Range
0x0020 0000–0x03FF FFFF
0x0400 0000–0x07FF FFFF
External Port
Bank 2
64M
0x0800 0000–0x0BFF FFFF
The external port interface supports access to the external mem-
ory through core and DMA accesses. The external memory
Bank 3
64M
0x0C00 0000–0x0FFF FFFF
address space is divided into four banks. Any bank can be pro-
grammed as either asynchronous or synchronous memory. The
for connection of industry-standard synchronous DRAM
external ports of the ADSP-21367/8/9 processors are comprised
of the following modules.
• An Asynchronous Memory Interface which communicates
with SRAM, FLASH, and other devices that meet the stan-
dard asynchronous SRAM access protocol. The AMI
E supports 14M words of external memory in bank 0 and
16M words of external memory in bank 1, bank 2, and
bank 3.
T • An SDRAM controller that supports a glueless interface
with any of the standard SDRAMs. The SDC supports 62M
words of external memory in bank 0, and 64M words of
external memory in bank 1, bank 2, and bank 3.
E • Arbitration Logic to coordinate core and DMA transfers
between internal and external memory over the external
port.
L • A Shared Memory Interface that allows the connection of
up to four ADSP-21368 processors to create shared exter-
nal bus systems (ADSP-21368 only).
SDRAM Controller
O The SDRAM controller provides an interface of up to four sepa-
rate banks of industry-standard SDRAM devices or DIMMs, at
speeds up to fSCLK. Fully compliant with the SDRAM standard,
S each bank has its own memory select line (MS0–MS3), and can
be configured to contain between 16M bytes and 128M bytes of
memory. SDRAM external memory address space is shown in
Table 4.
B A set of programmable timing parameters is available to config-
ure the SDRAM banks to support slower memory devices. The
memory banks can be configured as either 32 bits wide for max-
imum performance and bandwidth or 16 bits wide for
O minimum device count and lower system cost.
devices and DIMMs (dual inline memory module), while the
second is an asynchronous memory controller intended to
interface to a variety of memory devices. Four memory select
pins enable up to four separate devices to coexist, supporting
any desired combination of synchronous and asynchronous
device types. Non-SDRAM external memory address space is
shown in Table 5.
Table 5. External Memory for Non-SDRAM Addresses
Bank
Bank 0
Bank 1
Bank 2
Bank 3
Size in
Words
14M
16M
16M
16M
Address Range
0x0020 0000–0x00FF FFFF
0x0400 0000–0x04FF FFFF
0x0800 0000–0x08FF FFFF
0x0C00 0000–0x0CFF FFFF
Shared External Memory
The ADSP-21368 processor supports connecting to common
shared external memory with other ADSP-21368 processors to
create shared external bus processor systems. This support
includes:
• Distributed, on-chip arbitration for the shared external bus
• Fixed and rotating priority bus arbitration
• Bus time-out logic
• Bus lock
Multiple processors can share the external bus with no addi-
tional arbitration logic. Arbitration logic is included on-chip to
allow the connection of up to four processors.
The SDRAM controller address, data, clock, and control pins
can drive loads up to distributed 30 pF loads. For larger memory
systems, the SDRAM controller external buffer timing should
be selected and external buffering should be provided so that the
Bus arbitration is accomplished through the BR1–4 signals and
the priority scheme for bus arbitration is determined by the set-
ting of the RPBA pin. Table 8 provides descriptions of the pins
used in multiprocessor systems.
load on the SDRAM controller pins does not exceed 30 pF.
External Port Throughput
External Memory
The external port provides a high performance, glueless inter-
face to a wide variety of industry-standard memory devices. The
32-bit wide bus can be used to interface to synchronous and/or
asynchronous memory devices through the use of its separate
internal memory controllers. The first is an SDRAM controller
The throughput for the external port, based on 166 MHz clock
and 32-bit data bus, is 221M bytes/s for the AMI and 664M
bytes/s for SDRAM.
Rev. G | Page 7 of 62 | September 2017
Share Link: 