ICS670-02 데이터 시트보기 (PDF) - Integrated Device Technology

부품명

상세내역

일치하는 목록

ICS670-02

LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER

Integrated Device Technology 

LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER

DATASHEET

ICS670-02

Description

The ICS670-02 is a high speed, low phase noise, Zero

Delay Buffer (ZDB) which integrates IDT’s proprietary

analog/digital Phase Locked Loop (PLL) techniques. Part of

IDT’s ClockBlocksTM family, the part’s zero delay feature

means that the rising edge of the input clock aligns with the

rising edges of the outputs giving the appearance of no

delay through the device. There are two identical outputs on

the chip. The FBCLK should be used to connect to the

FBIN. Each output has its own output enable pin.

The ICS670-02 is ideal for synchronizing outputs in a large

variety of systems, from personal computers to data

communications to video. By allowing off-chip feedback

paths, the chip can eliminate the delay through other

devices. The 15 different on-chip multipliers work in a

variety of applications. For other multipliers, including

functional multipliers, see the ICS527.

Block Diagram

Features

• Packaged in 16-pin SOIC

• Pb (lead) free package, RoHS compliant

• Clock inputs from 5 to 160 MHz (see page 2)

• Patented PLL with low phase noise

• Output clocks up to 160 MHz at 3.3 V

• 15 selectable on-chip multipliers

• Power down mode available

• Low phase noise: -111 dBc/Hz at 10 kHz

• Output enable function tri-states outputs

• Low jitter 15 ps one sigma

• Advanced, low power, sub-micron CMOS process

• Operating voltage of 3.3 V or 5 V

• Industrial temperature range available (-40 to +85°C)

ICLK

FBIN

Divide by

N

VDD

3

Phase

Detector,

Charge

Pump, and

Loop Filter

OE1

Voltage

Controlled

Oscillator

S3:S0

4

3

GND

External Feedback from FBCLK is recommended.

OE2

FBCLK

CLK2

IDT™ / ICS™ LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER 1

ICS670-02 REV J 051310

Share Link: