D8742 데이터 시트보기 (PDF) - Intel

부품명

상세내역

일치하는 목록

D8742

UNIVERSAL PERIPHERAL INTERFACE 8-BIT SLAVE MICROCONTROLLER

Intel 

8742

A C CHARACTERISTICS TA e 0 C to a70 C VSS e 0V VCC e VDD e a5V g10%

DBB READ

Symbol

tAR

tRA

tRR

tAD

tRD

tDF

tCY

Parameter

v CS A0 Setup to RD

u CS A0 Hold after RD

RD Pulse Width

CS A0 to Data Out Delay

v RD to Data Out Delay

u RD to Data Float Delay

Cycle Time

8742

Min

Max

0

0

160

130

130

85

1 25

15

Units

ns

ns

ns

ns

ns

ns

ms(1)

DBB WRITE

Symbol

Parameter

Min

Max

Units

tAW

v CS A0 Setup to WR

0

ns

tWA

u CS A0 Hold after WR

0

ns

tWW

WR Pulse Width

160

ns

tDW

u Data Setup to WR

130

ns

tWD

u Data Hold after WR

0

ns

NOTE

1 TCY e 15 f(XTAL)

A C CHARACTERISTICS TA e 25 C g5 C VCC e 5V g5% VDD e a21V g0 5

PROGRAMMING

Symbol

tAW

tWA

tDW

tWD

tPH

tVDDW

tVDDH

tPW

tTW

tWT

tDO

tWW

tr tf

tCY

tRE

Parameter

u Address Setup Time to RESET

u Address Hold Time after RESET

u Data in Setup Time to PROG

v Data in Hold Time after PROG

RESET Hold Time to Verify

u VDD Setup Time to PROG

u VDD Hold Time after PROG

Program Pulse Width

Test 0 Setup Time for Program Mode

Test 0 Hold Time after Program Mode

Test 0 to Data Out Delay

RESET Pulse Width to Latch Address

VDD and PROG Rise and Fall Times

CPU Operation Cycle Time

u RESET Setup Time before EA

Min

4tCY

4tCY

4tCY

4tCY

4tCY

0

0

50

4tCY

4tCY

4tCY

05

40

4tCY

Max

10

10

60

4tCY

20

Units

mS

mS

mS

ms

ms

Test Conditions

NOTE

u If TEST 0 is high tDO can be triggered by RESET

8

8

Share Link: