BR34L02-W 데이터 시트보기 (PDF) - ROHM Semiconductor
부품명
상세내역
일치하는 목록
BR34L02-W Datasheet PDF : 17 Pages
| |||
●SOFTWARE RESET
Please execute software reset in case that the device is an unexpected state after power up and/or the command input
need to be reset. There are some kinds of software reset. Here we show three types of example as follows.
During dummy clock, please release SDA bus (tied to VCC by pull up resistor) .
During that time, the device may pull the SDA line LOW for acknowledge or outputting read data.
If the master controls the SDA line HIGH, it will conflict with the device output LOW then it makes a current overload. It
may cause instantaneous power down and may damage the device.
SCL
SDA
DUMMY CLOCK×14
START×2
12
13 14
Fig.39-(a) DUMMY CLOCK×14 + START+START
SCL
SDA
START
DUMMY CLOCK×9
START
12
89
Fig.39-(b) START + DUMMY CLOCK×9 + START
SCL
SDA
START×9
1 23
7 89
Fig.39-(c) START×9
* COMMAND starts with start condition.
COMMAND
COMMAND
COMMAND
COMMAND
COMMAND
COMMAND
●ACKNOWLEDGE POLLING
Since the device ignore all input commands during the internal write cycle, no ACK will be returned.
When the master send the next command after the write command, if the device returns the ACK, it means that the
program is completed. If no ACK is returned, it means that the device is still busy.
By using Acknowledge polling, the waiting time is minimized less than tWR=5ms.
In case of operating Write or Current Read after Write, first, send the slave address (R/W is"HIGH" or "LOW" respectively).
After the device returns the ACK, continue word address input or data output respectively.
THE FIRST WRITE COMMAND
During the internal write cycle,
no ACK will be returned.
(ACK=HIGH)
S
S
T
Ｔ
A
R
WRITE COMMAND
O
T
P
S
A
T
A
SLAVE
C
R ADDRESS K
T
H
S
A
・・・ T
A
SLAVE C
R ADDRESS K
T
H
tWR
THE SECOND WRITE COMMAND
S
・・・
T
A
R
T
A
SLAVE C
ADDRESS K
H
tWR
S
A
A
T
A
R
SLAVE C
ADDRESS K
WORD
ADDRESS
C
K
T
L
L
DATA
AS
CＴ
KO
LP
After the internal write cycle
is completed, ACK will be returned
(ACK=LOW). Then input next
Word Address and data.
Fig.40 SUCCESSIVE WRITE OPERATION BY ACKNOWLEDGE POLLING
10/16
Share Link: 