datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

AD5308ARU 데이터 시트보기 (PDF) - Analog Devices

부품명
상세내역
일치하는 목록
AD5308ARU Datasheet PDF : 28 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AD5308/AD5318/AD5328
Parameter2
Short Circuit Current
Power-Up Time
LOGIC INPUTS6
Input Current
VIL, Input Low Voltage
VIH, Input High Voltage
Pin Capacitance
POWER REQUIREMENTS
VDD
IDD (Normal Mode)8
VDD = 4.5 V to 5.5 V
VDD = 2.5 V to 3.6 V
IDD (Power-Down Mode)9
VDD = 4.5 V to 5.5 V
VDD = 2.5 V to 3.6 V
A Version1
B Version1
Min Typ
Max Min Typ
Max Unit
25.0
25.0
mA
16.0
16.0
mA
2.5
2.5
μs
5.0
5.0
μs
1.7
3.0
2.5
1.0
0.7
±1
0.8
0.8
0.7
1.7
3.0
5.5
2.5
1.8
1.0
1.5
0.7
±1
μA
0.8
V
0.8
V
0.7
V
V
pF
5.5
V
1.8
mA
1.5
mA
0.4
1
0.12
1
0.4
1
μA
0.12
1
μA
Conditions/Comments
VDD = 5 V
VDD = 3 V
Coming out of power-down
mode, VDD = 5 V
Coming out of power-down
mode, VDD = 3 V
VDD = 5 V ± 10%
VDD = 3 V ± 10%
VDD = 2.5 V
VDD = 2.5 V to 5.5 V, TTL and
CMOS compatible
VIH = VDD and VIL = GND
All DACs in unbuffered
mode, in buffered mode
Extra current is typically x μA
per DAC; x = (5 μA +
VREF/RDAC)/4
VIH = VDD and VIL = GND
1 Temperature range (A, B version): 40°C to +125°C; typical at 25°C.
2 See the Terminology section.
3 DC specifications tested with the outputs unloaded unless stated otherwise.
4 Linearity is tested using a reduced code range: AD5308 (Code 8 to Code 255), AD5318 (Code 28 to Code 1023), and AD5328 (Code 115 to Code 4095).
5 This corresponds to x codes. x = deadband voltage/LSB size.
6 Guaranteed by design and characterization; not production tested.
7 For the amplifier output to reach its minimum voltage, offset error must be negative. For the amplifier output to reach its maximum voltage, VREF = VDD and offset plus
gain error must be positive.
8 Interface inactive. All DACs active. DAC outputs unloaded.
9 All eight DACs powered down.
VDD = 2.5 V to 5.5 V; RL = 2 kΩ to GND; CL = 200 pF to GND; all specifications TMIN to TMAX, unless otherwise noted.
Table 2. AC Characteristics1
Parameter3
Output Voltage Settling Time
AD5308
AD5318
AD5328
Slew Rate
Major-Code Change Glitch Energy
Digital Feedthrough
Digital Crosstalk
Analog Crosstalk
DAC-to-DAC Crosstalk
Multiplying Bandwidth
Total Harmonic Distortion
A, B Version2
Min Typ Max Unit
6
8
7
9
8
10
0.7
12
0.5
0.5
1
3
200
−70
μs
μs
μs
V/μs
nV-sec
nV-sec
nV-sec
nV-sec
nV-sec
kHz
dB
Conditions/Comments
VREF = VDD = 5 V
1/4 scale to 3/4 scale change (0x40 to 0xC0)
1/4 scale to 3/4 scale change (0x100 To 0x300)
1/4 scale to 3/4 scale change (0x400 to 0xC00)
1 LSB change around major carry
VREF = 2 V ± 0.1 V p-p, unbuffered mode
VREF = 2.5 V ± 0.1 V p-p, frequency = 10 kHz
1 Guaranteed by design and characterization; not production tested.
2 Temperature range (A, B version): –40°C to +125°C; typical at 25°C.
3 See the Terminology section.
Rev. F | Page 5 of 28

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]