datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

NJG1707PG1 데이터 시트보기 (PDF) - Japan Radio Corporation

부품명
상세내역
일치하는 목록
NJG1707PG1
JRC
Japan Radio Corporation  JRC
NJG1707PG1 Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
NJG1707PG1
800MHz TDMA FRONT-END GaAs MMIC
nGENERAL DESCRIPTION
NJG1707PG1 is a front-end IC for a digital cellular phone of
800MHz band. A 2x6 antenna switches and a low noise
amplifier are included.
The parallel control signals of three bits logic connect T/R
circuits to internal two antennas or external two antennas. The
termination ports with external matching circuits make low
interference between diversity antennas.
The ultra small & thin FFP32-G1 package is adopted.
nPACKAGE OUTLINE
NJG1707PG1
nFEATURES
Ultra small & thin package
Antenna Switch
lLow voltage operation
lLow current consumption
lLow insertion loss
lLow Adjacent Channel
Leakage Power
Low Noise Amplifier
lLow voltage operation
lLow current consumption
lSmall signal gain
lLow noise figure
lHigh input IP3
FFP32-G1 (Mount Size: 4.5x4.5x0.85mm)
-2.5V (Tx only) and +3.5V
10uA typ. (Tx Mode, Pin=30dBm), 2uA typ. (Rx Mode, Pin=10dBm)
0.5dB typ. @(Tx-ANT1, Tx-EXT1) fin=960MHz, Pin=30dBm
-63dBc typ. @ VDD=+3.5V, VSS=-2.5V, fin=960MHz, Pin=30dBm
+2.7V typ.
+2.7mA typ.
17.5dB typ. @f=820MHz
1.4dB typ. @ f=820MHz
IIP3=-4.5dBm typ. OIP3=+13dBm typ. @f=820MHz+820.1MHz
nPIN CONFIGURATION
FFP32 Type
(Top View)
24
23
TER1 25
GND(LN A) 26
SW 5
GND(LN A) 27
LNAIN 28
GND 29
LNAOUT 30
E XTCAP 31
GND 32
1
2
22
21
20
19
18
17
SW 6
16 GND
SW 1
SW 4-1
SW3 SW7
SW 8
15 TX
14 GND
SW 4-2
SW 9
13 EX T1
12 GND
ANT-SW CONTROL VO LTAGE
A NT-SW
DECO RDER
SW 2
11 EX T2
10 GND
9 VDD
3
4
5
6
7
8
-1-

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]