datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

AD1981BJST-REEL 데이터 시트보기 (PDF) - Analog Devices

부품명
상세내역
일치하는 목록
AD1981BJST-REEL
ADI
Analog Devices ADI
AD1981BJST-REEL Datasheet PDF : 28 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
AD1981B
CD Volume Register (Index 12h)
Reg
No. Name
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Default
12h CD Volume CVM X X LCV4 LCV3 LCV2 LCV1 LCV0 RM* X X RCV4 RCV3 RCV2 RCV1 RCV0 8808h
*For AC ’97 compatibility, Bit D7 (RM) is only available by setting the MSPLT bit, Register 76h. The MSPLT bit enables separate mute bits for the left and right
channels. If MSPLT is not set, the RM bit has no effect. All registers not shown and bits containing an X are assumed to be reserved. Refer to Table IV for examples.
RCV[4:0]
RM
LCV[4:0]
CVM
Right CD Volume. Allows setting the CD right channel attenuator in 32 volume levels. The LSB represents 1.5 dB,
and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
Right Channel Mute. Once enabled by the MSPLT bit in Register 76h, this bit mutes the right channel separately
from the CVM bit. Otherwise, this bit will always read 0 and will have no affect when set to 1.
Left CD Volume. Allows setting the CD left channel attenuator in 32 volume levels. The LSB represents 1.5 dB,
and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
CD Volume Mute. When this bit is set to 1, both the left and right channels are muted, unless the MSPLT bit in
Register 76h is set to 1, in which case this mute bit will affect only the left channel.
AUX Volume Register (Index 16h)
Reg
No. Name
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Default
16h AUX Volume AM X X LAV4 LAV3 LAV2 LAV1 LAV0 RM* X X RAV4 RAV3 RAV2 RAV1 RAV0 8808h
*For AC ’97 compatibility, Bit D7 (RM) is available only by setting the MSPLT bit, Register 76h. The MSPLT bit enables separate mute bits for the left and right
channels. If MSPLT is not set, RM bit has no effect. All registers not shown and bits containing an X are assumed to be reserved. Refer to Table IV for examples.
RAV[4:0]
RM
LAV[4:0]
AM
Right AUX Volume. Allows setting the AUX right channel attenuator in 32 volume levels. The LSB represents 1.5 dB,
and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
Right Channel Mute. Once enabled by the MSPLT bit in Register 76h, this bit mutes the right channel separately
from the AM bit. Otherwise, this bit will always read 0 and will have no affect when set to 1.
Left AUX Volume. Allows setting the AUX left channel attenuator in 32 volume levels. The LSB represents 1.5 dB,
and the gain range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
AUX Mute. When this bit is set to 1, both the left and right channels are muted, unless the MSPLT bit in
Register 76h is set to 1, in which case this mute bit will affect only the left channel.
PCM-Out Volume Register (Index 18h)
Reg
No. Name
D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Default
18h PCM-Out Volume OM X X LOV4 LOV3 LOV2 LOV1 LOV0 RM* X X ROV4 ROV3 ROV2 ROV1 ROV0 8808h
*For AC ’97 compatibility, Bit D7 (RM) is available only by setting the MSPLT bit, Register 76h. The MSPLT bit enables separate mute bits for the left and right
channels. If MSPLT is not set, RM bit has no effect. All registers not shown and bits containing an X are assumed to be reserved. Refer to Table IV for examples.
ROV[4:0]
RM
LOV[4:0]
OM
Right PCM Out Volume. Allows setting the PCM right channel attenuator in 32 volume levels. The LSB represents
1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
Right Channel Mute. Once enabled by the MSPLT bit in Register 76h, this bit mutes the right channel separately
from the OM bit. Otherwise, this bit will always read 0 and will have no effect when set to 1.
Left PCM Out Volume. Allows setting the PCM left channel attenuator in 32 volume levels. The LSB represents
1.5 dB, and the range is +12 dB to –34.5 dB. The default value is 0 dB, mute enabled.
PCM Out Volume Mute. When this bit is set to 1, both the left and right channels are muted unless the MSPLT
bit in Register 76h is set to 1, in which case this mute bit will affect only the left channel.
–14–
REV. B

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]