V62C1161024L 데이터 시트보기 (PDF) - Mosel Vitelic Corporation
부품명
상세내역
일치하는 목록
V62C1161024L Datasheet PDF : 10 Pages
| |||
V62C1161024L(L)
Notes (Write Cycle)
1. All write timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CE and WE. A write begins at the latest transition among CE and WE going
low: A write ends at the earliest transition among CE going high and WE going high. tWP is measured from the beginning
of write to the end of write.
3. tCW is measured from the later of CE going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change.
6. If OE, CE and WE are in the Read Mode during this period, the I/O pins are in the output Low-Z state.
Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and
write cycle.
8. If CE goes low simultaneously with WE going low or after WE going low, the outputs remain high impedance state.
9. DOUT is the read data of the new address.
10. When CE is low: I/O pins are in the outputs state. The input signals in the opposite phase leading to the output should
not be applied.
11. For test conditions, see AC Test Condition, Figure A & B.
7
REV. 1.1 April 2001 V62C1161024L(L)
Share Link: 