datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

5962R9662101TCC 데이터 시트보기 (PDF) - Intersil

부품명
상세내역
일치하는 목록
5962R9662101TCC
Intersil
Intersil Intersil
5962R9662101TCC Datasheet PDF : 3 Pages
1 2 3
Data Sheet
CD4011BT
July 1999 File Number 4620.1
CMOS Quad 2-Input NAND Gate
Intersil’s Satellite Applications FlowTM (SAF) devices are fully
tested and guaranteed to 100kRAD total dose. These QML
Class T devices are processed to a standard flow intended
to meet the cost and shorter lead-time needs of large
volume satellite manufacturers, while maintaining a high
level of reliability.
The CD4011BT, Quad 2-Input NAND gate provides the
system designer with direct implementation of the NAND
function and supplements the existing family of CMOS
gates. All inputs and outputs are buffered.
Specifications
Specifications for Rad Hard QML devices are controlled by
the Defense Supply Center in Columbus (DSCC). The SMD
numbers listed below must be used when ordering.
Detailed Electrical Specifications for the CD4011BT are
contained in SMD 5962-96621. A “hot-link” is provided from
our website for downloading.
www.intersil.com/quality/manuals.asp
Intersil’s Quality Management Plan (QM Plan), listing all
Class T screening operations, is also available on our
website.
www.intersil.com/quality/manuals.asp
Ordering Information
ORDERING
NUMBER
PART
NUMBER
TEMP.
RANGE
(oC)
5962R9662101TCC
CD4011BDTR
-55 to 125
5962R9662101TXC
CD4011BKTR
-55 to 125
NOTE: Minimum order quantity for -T is 150 units through
distribution, or 450 units direct.
Features
• QML Class T, Per MIL-PRF-38535
• Radiation Performance
- Gamma Dose (γ) 1 x 105 RAD(Si)
- SEP Effective LET > 75 MEV/gm/cm2
• Propagation Delay Time = 60ns (typ.) at CL = 50pF,
VDD = 10V
• Buffered Inputs and Outputs
• Standardized Symmetrical Output Characteristics
• 100% Tested for Maximum Quiescent Current at 20V
• 5V, 10V and 15V Parametric Ratings
Pinouts
CD4011BT (SBDIP), CDIP2-T14
TOP VIEW
A1
B2
J = AB 3
K = CD 4
C5
D6
VSS 7
14 VDD
13 H
12 G
11 M = GH
10 L = EF
9E
8F
CD4011BT (FLATPACK), CDFP3-F14
TOP VIEW
A
B
J = AB
K = CD
C
D
VSS
1
14
2
13
3
12
4
11
5
10
6
9
7
8
VDD
H
G
M = GH
L = EF
E
F
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]