ST72260G1 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

일치하는 목록

ST72260G1

8-BIT MCU WITH FLASH OR ROM MEMORY, ADC, TWO 16-BIT TIMERS, I2C, SPI, SCI INTERFACES

STMicroelectronics 

ST72260G, ST72262G, ST72264G

PIN DESCRIPTION (Cont’d)

For external pin connection guidelines, refer to Section 13 "ELECTRICAL CHARACTERISTICS" on page

122.

Legend / Abbreviations for Table 1:

Type:

I = input, O = output, S = supply

Input level:

A = Dedicated analog input

In/Output level: CT= CMOS 0.3 VDD/0.7 VDD with input trigger

Output level: HS = 20 mA high sink (on N-buffer only)

Port and control configuration:

– Input:

float = floating, wpu = weak pull-up, int = interrupt 1), ana = analog

– Output:

OD = open drain 2), PP = push-pull

Refer to Section 9 "I/O PORTS" on page 38 for more details on the software configuration of the I/O ports.

The RESET configuration of each pin is shown in bold. This configuration is valid as long as the device is

in reset state.

Table 1. Device Pin Description

Pin n°

Pin Name

Level

Port / Control

Main

Input

Output Function

(after

reset)

Alternate Function

1 1 A3 RESET

2 2 C4 OSC1 3)

I/O CT

I

3 3 B3 OSC2 3)

O

4 4 A2 PB7/SS

5 5 A1 PB6/SCK

6 6 B1 PB5/MISO

7 7 B2 PB4/MOSI

8

C1 NC

I/O CT

I/O CT

I/O CT

I/O CT

9

C2 NC

D1 NC

10 8 C3 PB3/OCMP2_A

11 9 D2 PB2/ICAP2_A

12 10 E1 PB1 /OCMP1_A

13 11 F1 PB0 /ICAP1_A

I/O CT

I/O CT

I/O CT

I/O CT

14 12 F2 PC5/EXTCLK_A/AIN5 I/O CT

15 13 E2 PC4/OCMP2_B/AIN4 I/O CT

16 14 F3 PC3/ ICAP2_B/AIN3 I/O CT

X

X ei1

X ei1

X ei1

X ei1

X

Top priority non maskable interrupt (ac-

tive low)

External clock input or Resonator oscilla-

tor inverter input or resistor input for RC

oscillator

Resonator oscillator inverter output or ca-

pacitor input for RC oscillator

X X Port B7 SPI Slave Select (active low)

X X Port B6 SPI Serial Clock

X X Port B5 SPI Master In/ Slave Out Data

X X Port B4 SPI Master Out / Slave In Data

Not Connected

X ei1

X X Port B3 Timer A Output Compare 2

X ei1

X X Port B2 Timer A Input Capture 2

X ei1

X X Port B1 Timer A Output Compare 1

X ei1

X X Port B0 Timer A Input Capture 1

X ei0/ei1 X

X

X

Port C5

Timer A Input Clock or ADC

Analog Input 5

X ei0/ei1 X

X

X

Port C4

Timer B Output Compare 2 or

ADC Analog Input 4

X ei0/ei1 X

X

X

Port C3

Timer B Input Capture 2 or

ADC Analog Input 3

8/171

Share Link: