PCK2510SLDH 데이터 시트보기 (PDF) - Philips Electronics

부품명

상세내역

일치하는 목록

PCK2510SLDH

50–150 MHz 1:10 SDRAM clock driver

Philips Electronics 

Philips Semiconductors

50–150 MHz 1:10 SDRAM clock driver

Product specification

PCK2510SL

FEATURES

• Phase-Locked Loop Clock distribution for

PC100/PC133 SDRAM applications

• When outputs are disabled, the PLL and feedback output are

disabled, dropping AICC to 100 µA in stand-by mode when input

clock signal is present.

• See PCK2510SA for JEDEC compliant option where PLL remains

locked when outputs are disabled.

• Spread Spectrum clock compatible

• Operating frequency 50 to 150 MHz

• (tphase error – jitter) at 100 to133 MHz = ±50 ps

• Jitter (peak-peak) at 100 to 133 MHz = ± 80 ps

• Jitter (cycle-cycle) at 100 to 133 MHz = 65 ps

• Pin-to-pin skew < 200 ps

• Available in plastic 24-Pin TSSOP

• Distributes one clock input to one bank of ten outputs

• External Feedback (FBIN) terminal Is used to synchronize the

outputs to the clock input

• On-Chip series damping resistors

• No external RC network required

• Operates at 3.3 V

• See page 7 for Characteristic curves.

DESCRIPTION

The PCK2510SL is a high-performance, low-skew, low-jitter,

phase-locked loop (PLL) clock driver. It uses a PLL to precisely

align, in both frequency and phase, the feedback (FBOUT) output to

the clock (CLK) input signal. It is specifically designed for use with

synchronous DRAMs. The PCK2510SL operates at 3.3 V VCC and

is input compatible with both 2.5 V and 3.3 V input voltage ranges. It

also provides integrated series damping resistors that make it ideal

for driving point-to-point loads.

One bank of ten outputs provides ten low-skew, low-jitter copies of

CLK. Output signal duty cycles are adjusted to 50 percent,

ORDERING INFORMATION

PACKAGES

TEMPERATURE RANGE

24-Pin Plastic TSSOP

0 °C to +70 °C

independent of the duty cycle at CLK. All outputs can be enabled or

disabled via a single output enable input. When the G input is high,

the outputs switch in phase and frequency with CLK; when the G

input is low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the PCK2510SL does not

require external RC networks. The loop filter for the PLL is included

on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the PCK2510SL requires a

stabilization time to achieve phase lock of the feedback signal to the

reference signal. This stabilization time is required, following power

up and application of a fixed-frequency, fixed-phase signal at CLK,

and following any changes to the PLL reference. The PLL can be

bypassed for test purposes by strapping AVCC to ground.

The PCK2510SL is characterized for operation from 0 °C to +70 °C.

PIN CONFIGURATION

AGND 1

VCC 2

1Y0 3

1Y1 4

1Y2 5

GND 6

GND 7

1Y3 8

1Y4 9

VCC 10

G 11

FBOUT 12

24 CLK

23 AVCC

22 VCC

21 1Y9

20 1Y8

19 GND

18 GND

17 1Y7

16 1Y6

15 1Y5

14 VCC

13 FBIN

SW00382

ORDER CODE

PCK2510SLDH

DRAWING NUMBER

SOT355-1

2000 Dec 01

2

853–2231 25137

Share Link: