datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

MP3275 데이터 시트보기 (PDF) - Exar Corporation

부품명
상세내역
일치하는 목록
MP3275 Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MP3275
Serial Data Output Timing
Time
Tmin to
Interval 25°C Tmax Limits
STS low to SDO Valid,
RD = 0
Minimum clock high pulse width
SDC low to data valid delay
t20
50
50
t21
50
80
t22
150
200
200
250
ns max
ns max
ns max
ns max
Comments/Test Conditions
Load Ckt 4 of Figure 3.
Load ckt of Figure 3., CL = 20pF
Load ckt of Figure 3., CL = 100pF
Table 4. Serial Data Output Mode Timing
(See Figure 6.)
WR RD ADEN Data
STL STS DB0/SDC
ADC Channel Select and Start Convert
1
0
Hi-Z
00
X
1
1
Hi-Z
0
X
0
1
X
Hi-Z
10
X
1
X
Hi-Z
0
X
1
1
X
Hi-Z
↓↑
X
1
1
X
Hi-Z
0
X
Comments
No operation if ADEN = 0
Input MUX channel selected, STL
set on falling edge of WR
MUX select disabled
Start convert on WR rising edge
Start convert on STL falling edge
STS goes low at end of conversion
Read ADC Data (See Figure 6. and Table 4.)
1
X
––
00
X
X
X MSB (DB11) 0
0
X
0
X
DB10
00
X
0
X
DB10
00
X
0
X
DB10
00
X
0
X
DB9
00
X
X
Hi-Z
00
1
X
X
Hi-Z
01
0
0
Hi-Z
0
0
X MSB (DB11) 0
1
Serial output (SDO) and
serial clock input (SDC) enabled
1
MSB data available at SDO
Next significant bit shifted out to SDO
0
No Operation
No Operation
Next significant bit shifted out to SDO
X
Data outputs/SDC input disabled
X
Data outputs/RD disabled when STS = 1
1
STL, MUX select disabled when ADEN = 0
1
New data appears at SDO on falling
edge of STS
Note 1: If RD = 1, data outputs remain high impedance. It is recommended that RD will not change during a con-
version in order to reduce noise. It is further recommended that RD = 1 during conversion to reject any noise
present on the data bus.
Table 5. Logic Truth Table – Serial Data Output
2’s Complement Output Code (Hexidecimal)
0111
0000
1111
1000
1111
0000
1111
0000
1110 (7fe) to 0111
0000 (000) to 0000
1111 (fff) to 0000
0000(800) to 1000
1111
0000
0000
0000
1111 (7ff)
0001 (001)
0000 (000)
0001 (801)
Ideal Transition Voltage
+FS – 1 1/2 LSB
0 V +1/2 LSB
0 V –1/2 LSB
–FS +1/2 LSB
Table 6. Key Output Codes vs. Input Voltage (2’s Complement Code)
Rev. 4.00
10

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]