LS7215 데이터 시트보기 (PDF) - LSI Corporation

부품명

상세내역

일치하는 목록

LS7215

PROGRAMMABLE DIGITAL DELAY TIMER

LSI Corporation  

ƒi

+V

ƒo

1

A

2B

+V

3

V DD

4

CLOCK

LS7216

7

RESET

19

TRIG

9

OUT

Vss

8

18

WB0

17

WB1

16

WB2

15

WB3

14

WB4

13

WB5

12

WB6

11

WB7

CASE 1. MODE = DO or DR; PRESCALE FACTOR, S = 1

In this setup a frequency division of the input clock, ƒi by a factor of 2 to 257, in increments of 1 can

be obtained according to the equation:

ƒo =

ƒi

W + 2 where W (weighting factor) = 0 to 255

The ƒo pulse width is non-symmetrical (non-50% duty -cycle)

CASE 2. MODE = DD; PRESCALE FACTOR, S = 1

In this setup a frequency division of the input clock, ƒi by a factor of 2 to 512, in increments of 2 can

be obtained according to the equation:

ƒi

ƒo = 2 (W + 1)

where W (weighting factor) = 0 to 255

The ƒo pulse widths are symmetrical with 50% duty -cycle

EXAMPLES OF CASE 1 and CASE 2 FREQUENCY DIVISIONS WITH W = 2

ƒi

ƒo

Case 1, Mode = DO; ÷ 4

ƒo

Case 2, Mode = DD; ÷ 6

FIGURE 11. PROGRAMMABLE FREQUENCY DIVIDER

7215-081806-8

Share Link: