LS7215 데이터 시트보기 (PDF) - LSI Corporation

부품명

상세내역

일치하는 목록

LS7215

PROGRAMMABLE DIGITAL DELAY TIMER

LSI Corporation  

t0

Clock

TRIG

A, B

WB0-WB7

WB0-WB7 (Internal)

LOAD

OUT

t1

t2

Delayed Operate Mode

Data Latched

Programmed Delay

Note 1. TRIG input is clocked in by the negative edge of external clock.

Note 2. Inputs A, B are sampled only at a TRIG input transition and ignored at all other times.

Note 3. OUT is switched by the positive edge of the external clock.

FIGURE 3. INPUT/OUTPUT TIMING

t4

Immediate Release

TRIG

RESET

OUT(OS)

OUT(DO)

OUT(DR)

OUT(DD)

A

B

C

D

E

F

G

H

A. Turn-on delay in DO and DD modes; Pulse-width in OS mode.

B. Turn-off delay in DR and DD modes.

C. Pulse-width extended by re-trigger in OS mode.

No effect in DO and DD modes because TRIG switches back low before turn-on delay has timed out.

D. Turn-off delay in DR mode.

E. Turn-on delay in DO and DD modes; pulse-width in OS mode.

F. No effect in DO, DR and DD modes because of TRIG’s switching back to opposite levels.

G. Time-outs aborted and OUT forces high by RESET.

H. After the removal of RESET, OUT switches to the inverse polarity of TRIG

immediately (DR) or after the timeout (DO, DD). No effect in OS.

FIGURE 4. MODE ILLUSTRATION WITH TRIG, OUT AND RESET

7215-040307-5

Share Link: