ICSSSTUA32S869B 데이터 시트보기 (PDF) - Integrated Circuit Systems
부품명
상세내역
일치하는 목록
ICSSSTUA32S869B Datasheet PDF : 18 Pages
| |||
ICSSSTUA32S869B
Advance Information
Parity and Standby Function Table
RESET#
H
H
H
H
H
H
H
H
H
H
L
DCS#
L
L
L
L
L
L
L
L
H
X
X or
floating
CSR#
X
X
X
X
L
L
L
L
H
X
X or
floating
Inputs
CK
CK#
↑
↑
↑
↑
↑
↑
↑
↑
↑
L or H
X or
floating
↓
↓
↓
↓
↓
↓
↓
↓
↓
L or H
X or
floating
£ of inputs = H
D1..…D14(1)
Even
Odd
Even
Odd
Even
Odd
Even
Odd
X
X
X or
floating
PARIN1(2)
L
L
H
H
L
L
H
H
X
X
X or
floating
Output
PPO1(2) PTYERR1#(3)
L
H
H
L
L
H
H
L
PPOn0
PPOn0
L
H
L
L
H
H
L
L
H
PTYERRn0#
PTYERRn0#
H
NOTE 1
NOTE 2
NOTE 3
Inputs D1, D4 and D4 are not included in this range.
PARIN1 arrives one (C1 = 0) or two (C = 1) clock cycles after data to which it applies.
This transition assumes PTYERR1# is high at the crossing of CK going high and CK# going low.
If PTYERR1# is low, it stays latched low for two clock cycles or until RESET# is driven low. PARIN1 is
used to generate PPO1 and PTYERR1#.
1173—10/28/05
3
Share Link: 