ICS8547AY 데이터 시트보기 (PDF) - Integrated Circuit Systems

부품명

상세내역

일치하는 목록

ICS8547AY

HEX, LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS

Integrated Circuit Systems 

Integrated

Circuit

Systems, Inc.

ICS8547

HEX, LOW SKEW, 1-TO-2

DIFFERENTIAL-TO-LVDS CLOCK BUFFERS

TABLE 5. AC CHARACTERISTICS, VDD = VDDO = 3.3V±5%, TA = 0°C TO 85°C

Symbol Parameter

Test Conditions

Minimum Typical Maximum

f

MAX

tPD

tsk(o)

Output Frequency

Propagation Delay; NOTE 1

Output Skew; NOTE 2, 5

IJ 500MHz

700

1.2

1.5

1.8

250

tsk(b) Bank Skew; NOTE 3, 5

15

tsk(pp) Part-to-Part Skew; NOTE 4, 5

500

tR / tF

odc

Output Rise/Fall Time

Output Duty Cycle

20% to 80%

IJ 300MHz

300MHz < IJ 500MHz

250

550

45

50

55

40

60

All parameters measured at 500MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured from at the output differential cross points.

NOTE 3: Defined as skew within a bank of outputs at the same voltages and with equal load conditions.

NOTE 4: Defined as between outputs on different devices operating at the same supply voltages and

with equal load conditions. Using the same type of inputs on each device, the outputs are measured

at the differential cross points.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

Units

MHz

ns

ps

ps

ps

ps

%

%

ICS8547AY

www.icst.com/products/hiperclocks.html

5

REV. A FEBRUARY 4, 2003

Share Link: