datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

ICS8547AY 데이터 시트보기 (PDF) - Integrated Circuit Systems

부품명
상세내역
일치하는 목록
ICS8547AY Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Integrated
Circuit
Systems, Inc.
ICS8547
HEX, LOW SKEW, 1-TO-2
DIFFERENTIAL-TO-LVDS CLOCK BUFFERS
TABLE 1. PIN DESCRIPTIONS
Number
Name
Type
Description
1, 2
Q4A, nQ4A Output
Differential output pair. LVDS interface levels.
3, 4
nQ4B, Q4B Output
Differential output pair. LVDS interface levels.
5
nCLK4
Input
Pullup Inverting differential clock input.
6
CLK4
Input Pulldown Non-inverting differential clock input.
7
CLK5
Input Pulldown Non-inverting differential clock input.
8
nCLK5
Input
Pullup Inverting differential clock input.
9, 10
Q5B, nQ5B Output
Differential output pair. LVDS interface levels.
11, 12
nQ5A, Q5A Output
Differential output pair. LVDS interface levels.
13, 24, 37, 48
14, 23, 38, 47
VDDO
GND
Power
Power
Output supply pins.
Power supply ground.
15, 22, 39, 46
16
VDD
CLK0
Power
Input
Core supply pins.
Pulldown Non-inverting differential clock input.
17
nCLK0
Input
Pullup Inverting differential clock input.
18, 19
Q0A, nQ0A Output
Differential output pair. LVDS interface levels.
20, 21
nQ0B, Q0B Output
Differential output pair. LVDS interface levels.
25, 26
Q1A, nQ1A Output
Differential output pair. LVDS interface levels.
27, 28
nQ1B, Q1B Output
Differential output pair. LVDS interface levels.
29
nCLK1
Input
Pullup Inverting differential clock input.
30
CLK1
Input Pulldown Non-inverting differential clock input.
31
CLK2
Input Pulldown Non-inverting differential clock input.
32
nCLK2
Input
Pullup Inverting differential clock input.
33, 34
Q2B, nQ2B Output
Differential output pair. LVDS interface levels.
35, 36
nQ2A, Q2A Output
Differential output pair. LVDS interface levels.
40, 41
Q3B, nQ3B Output
Differential output pair. LVDS interface levels.
42, 43
nQ3A, Q3A Output
Differential output pair. LVDS interface levels.
44
nCLK3
Input
Pullup Inverting differential clock input.
45
CLK3
Input Pulldown Non-inverting differential clock input.
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
ICS8547AY
www.icst.com/products/hiperclocks.html
2
REV. A FEBRUARY 4, 2003

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]