datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

GS9023B 데이터 시트보기 (PDF) - Gennum -> Semtech

부품명
상세내역
일치하는 목록
GS9023B Datasheet PDF : 56 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
3. Detailed Description
The GS9023B has two main modes of operation: Multiplex Mode and Demultiplex
Mode. In Multiplex Mode, which is selected by setting the DEMUX/MUX input pin LOW,
digital audio is embedded into a digital video stream. In Demultiplex Mode, which is
selected by setting the DEMUX/MUX input pin HIGH, digital audio is extracted from a
digital video stream. Table 4-1 and Table 4-2 contain Host Interface Register
descriptions for the Multiplex and Demultiplex Modes respectively.
3.1 Multiplex Mode
3.1.1 Video Clock Input
A master video clock must be supplied to the PCLK pin corresponding to the selected
video standard. The supported video input standards and corresponding clock
frequencies are listed in Table 3-1.
3.1.2 Video Data Input
The video data DIN[9:0] is clocked into the GS9023B on the rising edge of PCLK. The
video clock frequency must correspond to the video input standard selected. This is
done via the “VSEL” bit of Host Interface Register #0h. When “VSEL” is LOW, the video
input standard is selected by the VM[2:0] and TRS input pins. When “VSEL” is HIGH, the
video input standard is selected by the “VMOD[2:0]” and “D2_TRS” bits in Host Interface
Register #0h. The supported video input standards are listed in Table 3-1.
After the user has specified the video input standard via the VM[2:0] and TRS pins or by
setting Host Interface Register #0h, the GS9023B performs video standard detection to
verify that the input video stream corresponds to the selected standard. The LOCK
output pin and the “LOCK” bit of Host Interface Register #0h are then set HIGH if at least
one of the audio channel enable bits “CHACT(4-1)” of Host Interface Register #1h is
HIGH and the start of a video frame is detected.
NOTE: The user must ensure that the video input format correctly corresponds to the
video format being provided to the GS9023B. For 8-bit video operation, the "8BIT_SEL"
bit of the Host Interface Register #2h must be set HIGH.
GS9023B GENLINX® II GS9023B Embedded Audio
CODEC
Data Sheet
37954 - 2
December 2009
15 of 56
Proprietary & Confidential

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]