CY7C4205V 데이터 시트보기 (PDF) - Cypress Semiconductor
부품명
상세내역
일치하는 목록
CY7C4205V Datasheet PDF : 20 Pages
| |||
CY7C4225V/4205V/4215V
CY7C4425V/4235V/4245V
Width Expansion Configuration
The CY7C42X5V can be expanded in width to provide word
widths greater than 18 in increments of 18. During width
expansion mode all control line inputs are common and all
flags are available. Empty (Full) flags should be created by
ANDing the Empty (Full) flags of every FIFO. This technique
will avoid ready data from the FIFO that is “staggered” by one
clock cycle due to the variations in skew between RCLK and
WCLK. Figure 2 demonstrates a 36-word width by using two
CY7C42X5V.
RESET (RS)
DATA IN (D) 36 18
WRITE CLOCK (WCLK)
WRITE ENABLE (WEN)
LOAD (LD)
PROGRAMMABLE(PAE)
HALF FULL FLAG (HF)
7C4425V
7C4205V
7C4215V
7C4225V
7C4235V
FF 7C4245V EF
FULL FLAG (FF)
18
RESET (RS)
18
READ CLOCK (RCLK)
READ ENABLE (REN)
7C4425V
7C4205V
7C4215V
7C4225V
7C4235V
7C4245V
FF
EF
OUTPUT ENABLE(OE)
PROGRAMMABLE(PAF)
EMPTYFLAG (EF)
18 DATA OUT (Q) 36
FIRST LOAD (FL)
WRITE EXPANSION IN (WXI)
READ EXPANSION IN (RXI)
Figure 1. Block Diagram of Low-Voltage Synchronous FIFO Memories Used in a Width Expansion Configuration
Depth Expansion Configuration (with Program-
mable Flags)
The CY7C42X5V can easily be adapted to applications
requiring more than 64/256/512/1024/2048/4096 words of
buffering. Figure 2 shows Depth Expansion using three
CY7C42X5Vs. Maximum depth is limited only by signal
loading. Follow these steps:
1. The first device must be designated by grounding the First
Load (FL) control input.
2. All other devices must have FL in the HIGH state.
3. The Write Expansion Out (WXO) pin of each device must
be tied to the Write Expansion In (WXI) pin of the next
device.
4. The Read Expansion Out (RXO) pin of each device must
be tied to the Read Expansion In (RXI) pin of the next
device.
5. All Load (LD) pins are tied together.
6. The Half-Full Flag (HF) is not available in the Depth
Expansion Configuration.
7. EF, FF, PAE, and PAF are created with composite flags by
ORing together these respective flags for monitoring. The
composite PAE and PAF flags are not precise.
Document #: 38-06029 Rev. *C
Page 6 of 20
Share Link: 