CY7C038-20AC(1998) 데이터 시트보기 (PDF) - Cypress Semiconductor
부품명
상세내역
일치하는 목록
CY7C038-20AC Datasheet PDF : 18 Pages
| |||
PRELIMINARY
CY7C027/028
CY7C037/038
Switching Characteristics Over the Operating Range[12] (continued)
Parameter
BUSY TIMING[18]
Description
tBLA
BUSY LOW from Address Match
tBHA
BUSY HIGH from Address Mismatch
tBLC
BUSY LOW from CE LOW
tBHC
BUSY HIGH from CE HIGH
tPS
Port Set-Up for Priority
tWB
R/W HIGH after BUSY (Slave)
tWH
R/W HIGH after BUSY HIGH (Slave)
tBDD[19]
BUSY HIGH to Data Valid
INTERRUPT TIMING[18]
tINS
INT Set Time
tINR
INT Reset Time
SEMAPHORE TIMING
tSOP
tSWRD
tSPS
tSAA
SEM Flag Update Pulse (OE or SEM)
SEM Flag Write to Read Time
SEM Flag Contention Window
SEM Address Access Time
CY7C027/028
CY7C037/038
–12[1]
–15
–20
Min. Max. Min. Max. Min. Max. Unit
12
15
20
ns
12
15
20
ns
12
15
20
ns
12
15
17
ns
5
5
5
ns
0
0
0
ns
11
13
15
ns
12
15
20
ns
12
15
20
ns
12
15
20
ns
10
10
10
ns
5
5
5
ns
5
5
5
ns
12
15
20
ns
Data Retention Mode
The CY7C027/028 and CY7C037/038 are designed with bat-
tery backup in mind. Data retention voltage and supply current
are guaranteed over temperature. The following rules ensure
data retention:
1. Chip enable (CE) must be held HIGH during data retention, with-
in VCC to VCC – 0.2V.
2. CE must be kept between VCC – 0.2V and 70% of VCC
during the power-up and power-down transitions.
3. The RAM can begin operation >tRC after VCC reaches the
minimum operating voltage (4.5 volts).
Timing
VCC
CE
Data Retention Mode
4.5V
VCC > 2.0V
4.5V
VCC to VCC – 0.2V
tRC
VIH
Parameter
ICCDR1
Test Conditions[20]
@ VCCDR = 2V
Max. Unit
1.5 mA
Notes:
18. Test conditions used are Load 1.
19. tBDD is a calculated parameter and is the greater of tWDD–tPWE (actual) or tDDD–tSD (actual).
20. CE = VCC, Vin = GND to VCC, TA = 25°C. This parameter is guaranteed but not tested.
8
Share Link: 