CS8140 데이터 시트보기 (PDF) - Cherry semiconductor

부품명

상세내역

일치하는 목록

CS8140

5V, 500mA Linear Regulator with ENABLE, , and Watchdog RESET

Cherry semiconductor 

Circuit Description: continued

As long as ENABLE is high or ENABLE is low and the

Watchdog signal is normal, VOUT will be at 5V (typ). If

ENABLE is low and the Watchdog signal moves outside

programmable limits, the output transistor turns off and

the IC goes into SLEEP mode. Only the ENABLE circuitry

in the IC remains powered up, drawing a quiescent cur-

rent of 250µA.

The Watchdog monitors the frequency of an incoming

WDI signal. If the signal falls outside of the WDI window,

a frequency programmable pulse train is generated at the

RESET lead (Figure 3) until the correct Watchdog input

signal reappears at the lead (ENABLE = HIGH).

RESET Circuit Waveforms with Delays Indicated

VOUT

VRHI

VRLO

RESET

VRPEAK

VRLO

tPOR

The lower and upper window threshold limits of the

watchdog function are set by the value of CDELAY. The lim-

its are determined according to the following equations for

the CS8140:

(a)

tWDILOWER = (1.3 x 105)CDELAY or

fWDI(LOWER) = (7.69 x 10-6)CDELAY-1

(b)

tWDI(UPPER) = (3.82 x 10-4)CDELAY or

fWDI(UPPER) = (2.62 x 10-5)CDELAY-1

4a: Power RESET and Power Down

VOUT

VOUT -4.5%

<2mS

³2ms

RESET

5V

For the CS8141 the lower limit is determined by the equa-

tions in (a) above.

The capacitor CDELAY also determines the frequency of the

RESET signal and the POWER-ON- RESET (POR) delay

period.

RESET Function

The RESET function is activated when the Watchdog sig-

nal is outside of its preset window (Figure 3), when the

regulator is in its power up state (Figure 4a) or when VOUT

drops below VOUT -4.5% for more than 2µs (Figure 4b.)

If the Watchdog signal falls outside of the preset voltage

and frequency window, a frequency programmable pulse

train is generated at the RESET lead (Figure 3) until the

correct Watchdog input signal reappears at the lead. The

duration of the RESET pulse is determined by CDELAY

according to the following equation:

tWDI(RESET) = (1 x104)CDELAY

tPOR

4b: Undervoltage Triggered RESET

If an undervoltage condition exists, the voltage on the

RESET lead goes low and the delay capacitor, CDELAY, is

discharged. RESET remains low until output is in regula-

tion, the voltage on CDELAY exceeds the upper switching

threshold and the Watchdog input signal is within its set

window limits (Figure 4). The delay after the output is in

regulation is:

tPOR(typ) = (4.75 x 105) CDELAY

The RESET delay circuit is also programmed with the

external cap CDELAY.

The output of the reset circuit is an open collector NPN.

RESET is operational down to VOUT = 1V. Both RESET and

its delay are governed by comparators with hysteresis to

avoid undesirable oscillations.

Application Notes

CS8140 Design Example

The CS8140 with its unique integration of linear regulator

and control features: RESET, ENABLE and WATCHDOG,

provides a single IC solution for a microprocessor power

supply. The reset delay, reset duration and watchdog fre-

quency limits are all determined by a single capacitor. For

a particular microprocessor the overriding requirement is

usually the reset delay (also known as power on reset).

The capacitor is chosen to meet this requirement and the

reset duration and watchdog frequency follow.

The reset delay is given by:

tPOR(typ) = (4.75 x 105)CDELAY

Assume that the reset delay must be 200ms minimum.

From the CS8140 data sheet the reset delay has a ±37% tol-

erance due to the regulator.

Assume the capacitor tolerance is ±10%.

tPOR (min) = (4.75 x 105 x 0.63) x CDELAY x 0.9

CDELAY

(min)

=

tPOR (min)

2.69 x 105

CDELAY = (min) = 0.743 µF

Closest standard value is 0.82µF.

Minimum and maximum delays using 0.82µF are 220ms

and 586ms.

8

Share Link: